![Page 1: Chapter 3. CadenceChapter 3. Cadence layout editortera.yonsei.ac.kr/class/2010_2_iccad/lecture/ICCAD_Ana… · · 2012-01-30Analoggg circuit design TR level circuit design Cadence](https://reader031.vdocuments.site/reader031/viewer/2022013104/5aa0d9d07f8b9a71178ec049/html5/thumbnails/1.jpg)
Chapter 3. CadenceChapter 3. Cadence layout editory
IC CAD 실험 Analog part
1
![Page 2: Chapter 3. CadenceChapter 3. Cadence layout editortera.yonsei.ac.kr/class/2010_2_iccad/lecture/ICCAD_Ana… · · 2012-01-30Analoggg circuit design TR level circuit design Cadence](https://reader031.vdocuments.site/reader031/viewer/2022013104/5aa0d9d07f8b9a71178ec049/html5/thumbnails/2.jpg)
Analog circuit designg g
TR level circuit designCadence layout editor 를이용한손으
TR level circuit design
TR l l i l ti
로하는~layout, Hspice, cadence 를이용한 post layout simulation
TR level simulation
Layout
Post layout simulation
Fabrication
2
![Page 3: Chapter 3. CadenceChapter 3. Cadence layout editortera.yonsei.ac.kr/class/2010_2_iccad/lecture/ICCAD_Ana… · · 2012-01-30Analoggg circuit design TR level circuit design Cadence](https://reader031.vdocuments.site/reader031/viewer/2022013104/5aa0d9d07f8b9a71178ec049/html5/thumbnails/3.jpg)
Cadence layout editory
Example> NMOS의 layout
[ICCAD@train##]/user1/train##/ > mkdir cadence[ICCAD@train##]/user1/train##/ > cd cadence[ @ ][ICCAD@train##]/user1/train##/ cadence> sourceic
[ICCAD@train##]/user1/train##/ hspice> icfb &
3
![Page 4: Chapter 3. CadenceChapter 3. Cadence layout editortera.yonsei.ac.kr/class/2010_2_iccad/lecture/ICCAD_Ana… · · 2012-01-30Analoggg circuit design TR level circuit design Cadence](https://reader031.vdocuments.site/reader031/viewer/2022013104/5aa0d9d07f8b9a71178ec049/html5/thumbnails/4.jpg)
Cadence layout editory
Example> NMOS의 layout
Tools Library manager
4
![Page 5: Chapter 3. CadenceChapter 3. Cadence layout editortera.yonsei.ac.kr/class/2010_2_iccad/lecture/ICCAD_Ana… · · 2012-01-30Analoggg circuit design TR level circuit design Cadence](https://reader031.vdocuments.site/reader031/viewer/2022013104/5aa0d9d07f8b9a71178ec049/html5/thumbnails/5.jpg)
Cadence layout editory
Example> NMOS의 layout
Library manager File New Library Name 에 CH3 라고쓴다.
5
![Page 6: Chapter 3. CadenceChapter 3. Cadence layout editortera.yonsei.ac.kr/class/2010_2_iccad/lecture/ICCAD_Ana… · · 2012-01-30Analoggg circuit design TR level circuit design Cadence](https://reader031.vdocuments.site/reader031/viewer/2022013104/5aa0d9d07f8b9a71178ec049/html5/thumbnails/6.jpg)
Cadence layout editory
Example> NMOS의 layout
Technology File 불러오기 MOSFET 에대한 model 이정의되어있는파일
6
![Page 7: Chapter 3. CadenceChapter 3. Cadence layout editortera.yonsei.ac.kr/class/2010_2_iccad/lecture/ICCAD_Ana… · · 2012-01-30Analoggg circuit design TR level circuit design Cadence](https://reader031.vdocuments.site/reader031/viewer/2022013104/5aa0d9d07f8b9a71178ec049/html5/thumbnails/7.jpg)
Cadence layout editory
Example> NMOS의 layout
Technology File 불러오기 MOSFET 에대한 model 이정의되어있는파일
../../ 두번올라가신뒤/user1 에서FreePDK45_ic5141.tf 라는파일을선택!!OK 연타
7
![Page 8: Chapter 3. CadenceChapter 3. Cadence layout editortera.yonsei.ac.kr/class/2010_2_iccad/lecture/ICCAD_Ana… · · 2012-01-30Analoggg circuit design TR level circuit design Cadence](https://reader031.vdocuments.site/reader031/viewer/2022013104/5aa0d9d07f8b9a71178ec049/html5/thumbnails/8.jpg)
Cadence layout editory
Example> NMOS의 layout
Library manager File New Cell View Library Name CH3Cell name NMOSTool VirtuosoTool Virtuoso
8
![Page 9: Chapter 3. CadenceChapter 3. Cadence layout editortera.yonsei.ac.kr/class/2010_2_iccad/lecture/ICCAD_Ana… · · 2012-01-30Analoggg circuit design TR level circuit design Cadence](https://reader031.vdocuments.site/reader031/viewer/2022013104/5aa0d9d07f8b9a71178ec049/html5/thumbnails/9.jpg)
Cadence layout editory
Example> NMOS의 layout
단축키E : Display optionI : Instance 불러오기
Layout editorC : copyQ: Instance 의상태보기F : 화면크기 fitR : 사각형그리기S : layer 늘리기K : ruler 소환길이재기
소환된Shift + K : 소환된 ruler 없애기
9
Layer SelectWindow (LSW)
![Page 10: Chapter 3. CadenceChapter 3. Cadence layout editortera.yonsei.ac.kr/class/2010_2_iccad/lecture/ICCAD_Ana… · · 2012-01-30Analoggg circuit design TR level circuit design Cadence](https://reader031.vdocuments.site/reader031/viewer/2022013104/5aa0d9d07f8b9a71178ec049/html5/thumbnails/10.jpg)
Cadence layout editory
Example> NMOS의 layoutE Display options X snap spacing : 0.005, Y snap spacing : 0.005 로고친다.
10
![Page 11: Chapter 3. CadenceChapter 3. Cadence layout editortera.yonsei.ac.kr/class/2010_2_iccad/lecture/ICCAD_Ana… · · 2012-01-30Analoggg circuit design TR level circuit design Cadence](https://reader031.vdocuments.site/reader031/viewer/2022013104/5aa0d9d07f8b9a71178ec049/html5/thumbnails/11.jpg)
Cadence layout editory
1. Poly 를생성한다 (0.05 * 0.25)
R, S, C, Q 의기능을확인해보자
11
![Page 12: Chapter 3. CadenceChapter 3. Cadence layout editortera.yonsei.ac.kr/class/2010_2_iccad/lecture/ICCAD_Ana… · · 2012-01-30Analoggg circuit design TR level circuit design Cadence](https://reader031.vdocuments.site/reader031/viewer/2022013104/5aa0d9d07f8b9a71178ec049/html5/thumbnails/12.jpg)
Cadence layout editory
2. Active 를생성한다 (0.3 * 0.25)
12
![Page 13: Chapter 3. CadenceChapter 3. Cadence layout editortera.yonsei.ac.kr/class/2010_2_iccad/lecture/ICCAD_Ana… · · 2012-01-30Analoggg circuit design TR level circuit design Cadence](https://reader031.vdocuments.site/reader031/viewer/2022013104/5aa0d9d07f8b9a71178ec049/html5/thumbnails/13.jpg)
Cadence layout editory
3. Nimplant를생성한다 (0.32 * 0.27)
13
![Page 14: Chapter 3. CadenceChapter 3. Cadence layout editortera.yonsei.ac.kr/class/2010_2_iccad/lecture/ICCAD_Ana… · · 2012-01-30Analoggg circuit design TR level circuit design Cadence](https://reader031.vdocuments.site/reader031/viewer/2022013104/5aa0d9d07f8b9a71178ec049/html5/thumbnails/14.jpg)
Cadence layout editory
4. Pwell을생성한다 (0.34 * 0.29)
14
![Page 15: Chapter 3. CadenceChapter 3. Cadence layout editortera.yonsei.ac.kr/class/2010_2_iccad/lecture/ICCAD_Ana… · · 2012-01-30Analoggg circuit design TR level circuit design Cadence](https://reader031.vdocuments.site/reader031/viewer/2022013104/5aa0d9d07f8b9a71178ec049/html5/thumbnails/15.jpg)
Cadence layout editory
4. Contact 을생성한다 (0.065 * 0.065)
0 05 0 0650.05 0.065
0.065
15
![Page 16: Chapter 3. CadenceChapter 3. Cadence layout editortera.yonsei.ac.kr/class/2010_2_iccad/lecture/ICCAD_Ana… · · 2012-01-30Analoggg circuit design TR level circuit design Cadence](https://reader031.vdocuments.site/reader031/viewer/2022013104/5aa0d9d07f8b9a71178ec049/html5/thumbnails/16.jpg)
Cadence layout editory
5. Metal1 을생성한다.
0 0450.02
0.045
16
![Page 17: Chapter 3. CadenceChapter 3. Cadence layout editortera.yonsei.ac.kr/class/2010_2_iccad/lecture/ICCAD_Ana… · · 2012-01-30Analoggg circuit design TR level circuit design Cadence](https://reader031.vdocuments.site/reader031/viewer/2022013104/5aa0d9d07f8b9a71178ec049/html5/thumbnails/17.jpg)
Cadence layout editory
6. Design Rule Check(DRC) 를수행한다.
Calibre Run DRCRule file 은자동으로import된다
Output file
import 된다.
현재의 layout 실행viewer 로부터추출
17
![Page 18: Chapter 3. CadenceChapter 3. Cadence layout editortera.yonsei.ac.kr/class/2010_2_iccad/lecture/ICCAD_Ana… · · 2012-01-30Analoggg circuit design TR level circuit design Cadence](https://reader031.vdocuments.site/reader031/viewer/2022013104/5aa0d9d07f8b9a71178ec049/html5/thumbnails/18.jpg)
Cadence layout editory
6. Design Rule Check(DRC) 를수행한다.
더블클릭해보면error 가난곳의위치를표시해준다.
어떤에러인지를설명해준다
18
어떤에러인지를설명해준다.
![Page 19: Chapter 3. CadenceChapter 3. Cadence layout editortera.yonsei.ac.kr/class/2010_2_iccad/lecture/ICCAD_Ana… · · 2012-01-30Analoggg circuit design TR level circuit design Cadence](https://reader031.vdocuments.site/reader031/viewer/2022013104/5aa0d9d07f8b9a71178ec049/html5/thumbnails/19.jpg)
Cadence layout editory
7. Layout 을고치고다시 DRC 수행
19
![Page 20: Chapter 3. CadenceChapter 3. Cadence layout editortera.yonsei.ac.kr/class/2010_2_iccad/lecture/ICCAD_Ana… · · 2012-01-30Analoggg circuit design TR level circuit design Cadence](https://reader031.vdocuments.site/reader031/viewer/2022013104/5aa0d9d07f8b9a71178ec049/html5/thumbnails/20.jpg)
Cadence layout editory
8. Bulk (Active) 생성
0.1
0.1
0 25
P+ 입니다! 오타!!
0.25
20
![Page 21: Chapter 3. CadenceChapter 3. Cadence layout editortera.yonsei.ac.kr/class/2010_2_iccad/lecture/ICCAD_Ana… · · 2012-01-30Analoggg circuit design TR level circuit design Cadence](https://reader031.vdocuments.site/reader031/viewer/2022013104/5aa0d9d07f8b9a71178ec049/html5/thumbnails/21.jpg)
Cadence layout editory
9. Bulk (pimplant와 contact 및 metal1) 생성
21
![Page 22: Chapter 3. CadenceChapter 3. Cadence layout editortera.yonsei.ac.kr/class/2010_2_iccad/lecture/ICCAD_Ana… · · 2012-01-30Analoggg circuit design TR level circuit design Cadence](https://reader031.vdocuments.site/reader031/viewer/2022013104/5aa0d9d07f8b9a71178ec049/html5/thumbnails/22.jpg)
Cadence layout editory
10. Gate 에 metal 연결
22
![Page 23: Chapter 3. CadenceChapter 3. Cadence layout editortera.yonsei.ac.kr/class/2010_2_iccad/lecture/ICCAD_Ana… · · 2012-01-30Analoggg circuit design TR level circuit design Cadence](https://reader031.vdocuments.site/reader031/viewer/2022013104/5aa0d9d07f8b9a71178ec049/html5/thumbnails/23.jpg)
Cadence layout editory
11. label 붙이기
Create Label
크기조절조절
반드시 pin layer 를선택하여야함!!
23
![Page 24: Chapter 3. CadenceChapter 3. Cadence layout editortera.yonsei.ac.kr/class/2010_2_iccad/lecture/ICCAD_Ana… · · 2012-01-30Analoggg circuit design TR level circuit design Cadence](https://reader031.vdocuments.site/reader031/viewer/2022013104/5aa0d9d07f8b9a71178ec049/html5/thumbnails/24.jpg)
Cadence layout editory
12. Schematic 그리기
24
![Page 25: Chapter 3. CadenceChapter 3. Cadence layout editortera.yonsei.ac.kr/class/2010_2_iccad/lecture/ICCAD_Ana… · · 2012-01-30Analoggg circuit design TR level circuit design Cadence](https://reader031.vdocuments.site/reader031/viewer/2022013104/5aa0d9d07f8b9a71178ec049/html5/thumbnails/25.jpg)
Cadence layout editory
13. Layout Vs. Schematic (LVS) 수행
25
![Page 26: Chapter 3. CadenceChapter 3. Cadence layout editortera.yonsei.ac.kr/class/2010_2_iccad/lecture/ICCAD_Ana… · · 2012-01-30Analoggg circuit design TR level circuit design Cadence](https://reader031.vdocuments.site/reader031/viewer/2022013104/5aa0d9d07f8b9a71178ec049/html5/thumbnails/26.jpg)
Cadence layout editory
13. Layout Vs. Schematic (LVS) 수행
Calibre Run LVS (반드시 save 후에실행할것)
Check!
26
![Page 27: Chapter 3. CadenceChapter 3. Cadence layout editortera.yonsei.ac.kr/class/2010_2_iccad/lecture/ICCAD_Ana… · · 2012-01-30Analoggg circuit design TR level circuit design Cadence](https://reader031.vdocuments.site/reader031/viewer/2022013104/5aa0d9d07f8b9a71178ec049/html5/thumbnails/27.jpg)
Cadence layout editory
13. Layout Vs. Schematic (LVS) 수행
Setup LVS Options Connect tap Connect all nets by name 선택
27
![Page 28: Chapter 3. CadenceChapter 3. Cadence layout editortera.yonsei.ac.kr/class/2010_2_iccad/lecture/ICCAD_Ana… · · 2012-01-30Analoggg circuit design TR level circuit design Cadence](https://reader031.vdocuments.site/reader031/viewer/2022013104/5aa0d9d07f8b9a71178ec049/html5/thumbnails/28.jpg)
Cadence layout editory
13. Layout Vs. Schematic (LVS) 수행
더블클릭하면 error의위치보여줌더블클릭하면 error 의위치보여줌
Error 의내용을보여줌
28
![Page 29: Chapter 3. CadenceChapter 3. Cadence layout editortera.yonsei.ac.kr/class/2010_2_iccad/lecture/ICCAD_Ana… · · 2012-01-30Analoggg circuit design TR level circuit design Cadence](https://reader031.vdocuments.site/reader031/viewer/2022013104/5aa0d9d07f8b9a71178ec049/html5/thumbnails/29.jpg)
Cadence layout editory
14. 수정후다시 LVS 수행
29