![Page 1: Amandeep Chhabra, Adil Sadik, Manu Dhundi,Prabhat Godse · Successfully receive Market Order Packet and Extract the fields. Clock Cycles for HW read and decode=982 Clock Cycles for](https://reader034.vdocuments.site/reader034/viewer/2022050323/5f7cb639fe46396e146b77c0/html5/thumbnails/1.jpg)
Amandeep Chhabra, Adil Sadik, Manu Dhundi,Prabhat Godse
![Page 2: Amandeep Chhabra, Adil Sadik, Manu Dhundi,Prabhat Godse · Successfully receive Market Order Packet and Extract the fields. Clock Cycles for HW read and decode=982 Clock Cycles for](https://reader034.vdocuments.site/reader034/viewer/2022050323/5f7cb639fe46396e146b77c0/html5/thumbnails/2.jpg)
What is Hardware Acceleration of Market Order Decoding (HAMOD)
Motivation
System Overview
Hardware ◦ Read/Write, Multiplexer
◦ Controller
Software
Results
Acknowledgement
![Page 3: Amandeep Chhabra, Adil Sadik, Manu Dhundi,Prabhat Godse · Successfully receive Market Order Packet and Extract the fields. Clock Cycles for HW read and decode=982 Clock Cycles for](https://reader034.vdocuments.site/reader034/viewer/2022050323/5f7cb639fe46396e146b77c0/html5/thumbnails/3.jpg)
Accelerate the reading of Market Order Data using FPGA.
Decrease the latency involved in reading data from Ethernet.
Market data order similar to NASDAQ standard.
UDP packets.
Software processes orders and makes sample deals.
![Page 4: Amandeep Chhabra, Adil Sadik, Manu Dhundi,Prabhat Godse · Successfully receive Market Order Packet and Extract the fields. Clock Cycles for HW read and decode=982 Clock Cycles for](https://reader034.vdocuments.site/reader034/viewer/2022050323/5f7cb639fe46396e146b77c0/html5/thumbnails/4.jpg)
Low latency network systems ◦ Application in finance
◦ Data Centers
Reconfigurable hardware systems
Application in current industry.
![Page 5: Amandeep Chhabra, Adil Sadik, Manu Dhundi,Prabhat Godse · Successfully receive Market Order Packet and Extract the fields. Clock Cycles for HW read and decode=982 Clock Cycles for](https://reader034.vdocuments.site/reader034/viewer/2022050323/5f7cb639fe46396e146b77c0/html5/thumbnails/5.jpg)
![Page 6: Amandeep Chhabra, Adil Sadik, Manu Dhundi,Prabhat Godse · Successfully receive Market Order Packet and Extract the fields. Clock Cycles for HW read and decode=982 Clock Cycles for](https://reader034.vdocuments.site/reader034/viewer/2022050323/5f7cb639fe46396e146b77c0/html5/thumbnails/6.jpg)
![Page 7: Amandeep Chhabra, Adil Sadik, Manu Dhundi,Prabhat Godse · Successfully receive Market Order Packet and Extract the fields. Clock Cycles for HW read and decode=982 Clock Cycles for](https://reader034.vdocuments.site/reader034/viewer/2022050323/5f7cb639fe46396e146b77c0/html5/thumbnails/7.jpg)
![Page 8: Amandeep Chhabra, Adil Sadik, Manu Dhundi,Prabhat Godse · Successfully receive Market Order Packet and Extract the fields. Clock Cycles for HW read and decode=982 Clock Cycles for](https://reader034.vdocuments.site/reader034/viewer/2022050323/5f7cb639fe46396e146b77c0/html5/thumbnails/8.jpg)
IO_Read with timing Diagram
IO_Write with timing Digram
![Page 9: Amandeep Chhabra, Adil Sadik, Manu Dhundi,Prabhat Godse · Successfully receive Market Order Packet and Extract the fields. Clock Cycles for HW read and decode=982 Clock Cycles for](https://reader034.vdocuments.site/reader034/viewer/2022050323/5f7cb639fe46396e146b77c0/html5/thumbnails/9.jpg)
CLK_50
CS
0 1 2 3 Delay Delay +1
Delay +2
Delay +3
Delay +4
CMD
DONE
WR_N
DATA REG ENET_DATA
EN
RD_N
IO_READ_DATA
![Page 10: Amandeep Chhabra, Adil Sadik, Manu Dhundi,Prabhat Godse · Successfully receive Market Order Packet and Extract the fields. Clock Cycles for HW read and decode=982 Clock Cycles for](https://reader034.vdocuments.site/reader034/viewer/2022050323/5f7cb639fe46396e146b77c0/html5/thumbnails/10.jpg)
CLK_50
CS
0 1 2 3 Delay Delay +1
Delay +2
Delay +3
Delay +4
CMD
DONE
WR_N
DATA REG ENET_DATA
EN
IO_WRITE_DATA
![Page 11: Amandeep Chhabra, Adil Sadik, Manu Dhundi,Prabhat Godse · Successfully receive Market Order Packet and Extract the fields. Clock Cycles for HW read and decode=982 Clock Cycles for](https://reader034.vdocuments.site/reader034/viewer/2022050323/5f7cb639fe46396e146b77c0/html5/thumbnails/11.jpg)
![Page 12: Amandeep Chhabra, Adil Sadik, Manu Dhundi,Prabhat Godse · Successfully receive Market Order Packet and Extract the fields. Clock Cycles for HW read and decode=982 Clock Cycles for](https://reader034.vdocuments.site/reader034/viewer/2022050323/5f7cb639fe46396e146b77c0/html5/thumbnails/12.jpg)
Controller
![Page 13: Amandeep Chhabra, Adil Sadik, Manu Dhundi,Prabhat Godse · Successfully receive Market Order Packet and Extract the fields. Clock Cycles for HW read and decode=982 Clock Cycles for](https://reader034.vdocuments.site/reader034/viewer/2022050323/5f7cb639fe46396e146b77c0/html5/thumbnails/13.jpg)
![Page 14: Amandeep Chhabra, Adil Sadik, Manu Dhundi,Prabhat Godse · Successfully receive Market Order Packet and Extract the fields. Clock Cycles for HW read and decode=982 Clock Cycles for](https://reader034.vdocuments.site/reader034/viewer/2022050323/5f7cb639fe46396e146b77c0/html5/thumbnails/14.jpg)
Successfully receive Market Order Packet and Extract the fields.
Clock Cycles for HW read and decode=982
Clock Cycles for HW + SW read and decode: 14562
Clock Frequency 50MHz
We are off-course better than lab2.
![Page 15: Amandeep Chhabra, Adil Sadik, Manu Dhundi,Prabhat Godse · Successfully receive Market Order Packet and Extract the fields. Clock Cycles for HW read and decode=982 Clock Cycles for](https://reader034.vdocuments.site/reader034/viewer/2022050323/5f7cb639fe46396e146b77c0/html5/thumbnails/15.jpg)
On-chip debugging
Interrupt management
Software Memory Constraints
Poor documentation of DM9000a PHY
![Page 16: Amandeep Chhabra, Adil Sadik, Manu Dhundi,Prabhat Godse · Successfully receive Market Order Packet and Extract the fields. Clock Cycles for HW read and decode=982 Clock Cycles for](https://reader034.vdocuments.site/reader034/viewer/2022050323/5f7cb639fe46396e146b77c0/html5/thumbnails/16.jpg)
Professor Stephen Edwards
David Lariviere (TA)
![Page 17: Amandeep Chhabra, Adil Sadik, Manu Dhundi,Prabhat Godse · Successfully receive Market Order Packet and Extract the fields. Clock Cycles for HW read and decode=982 Clock Cycles for](https://reader034.vdocuments.site/reader034/viewer/2022050323/5f7cb639fe46396e146b77c0/html5/thumbnails/17.jpg)
???