-
PIC18(L)F26/27/45/46/47/55/56/57K42
28/40/44/48-Pin, Low-Power High-Performance Microcontrollers with XLP Technology
DescriptionThe PIC18(L)F26/27/45/46/47/55/56/57K42 microcontrollers are available in 28/40/44/48-pin devices. These devicesfeature a 12-bit ADC with Computation (ADC2) automating Capacitive Voltage Divider (CVD) techniques for advancedtouch sensing, averaging, filtering, oversampling and threshold comparison, Temperature Sensor, Vectored InterruptController with fixed latency for handling interrupts, System Bus Arbiter, Direct Memory Access capabilities, UART withsupport for Asynchronous, DMX, DALI and LIN transmissions, SPI, I2C, memory features like Memory Access Partition(MAP) to support customers in data protection and bootloader applications, and Device Information Area (DIA) whichstores factory calibration values to help improve temperature sensor accuracy.
Core Features C Compiler Optimized RISC Architecture Operating Speed:
- Up to 64 MHz clock input- 62.5 ns minimum instruction cycle
Two Direct Memory Access (DMA) Controllers- Data transfers to SFR/GPR spaces from
either Program Flash Memory, Data EEPROM or SFR/GPR spaces
- User-programmable source and destination sizes
- Hardware and software-triggered data transfers
System Bus Arbiter with User-Configurable Priorities for Scanner and DMA1/DMA2 with respect to the main line and interrupt execution
Vectored Interrupt Capability- Selectable high/low priority- Fixed interrupt latency- Programmable vector table base address
31-Level Deep Hardware Stack Low-Current Power-on Reset (POR) Configurable Power-up Timer (PWRT) Brown-Out Reset (BOR) Low-Power BOR (LPBOR) Option Windowed Watchdog Timer (WWDT)
- Variable prescaler selection- Variable window size selection- Configurable in hardware or software
Memory Up to 64 KB Flash Program Memory Up to 4 KB Data SRAM Memory Up to 1 KB Data EEPROM Memory Access Partition (MAP)
- Configurable boot and app region sizes with individual write-protections
Programmable Code Protection Device Information Area (DIA) stores:
- Unique IDs and Device IDs- Temp Sensor factory-calibrated data- Fixed Voltage Reference calibrated data
Device Configuration Information (DCI) stores:- Erase row size- Number of write latches per row- Number of user rows- Data EEPROM memory size- Pin count
Operating Characteristics Operating Voltage Range:
- 1.8V to 3.6V (PIC18LF26/27/45/46/55/56/57K42)
- 2.3V to 5.5V (PIC18F26/27/45/46/47/55/56/57K42)
Temperature Range:- Industrial: -40C to 85C- Extended: -40C to 125C
Power-Saving Functionality DOZE mode: Ability to run CPU core slower than
the system clock IDLE mode: Ability to halt CPU core while internal
peripherals continue operating SLEEP mode: Lowest power consumption Peripheral Module Disable (PMD):
- Ability to disable unused peripherals to minimize power consumption
2017 Microchip Technology Inc. Preliminary DS40001919A-page 1
-
PIC18(L)F26/27/45/46/47/55/56/57K42
eXtreme Low-Power (XLP) Features Sleep mode: 60 nA @ 1.8V, typical Windowed Watchdog Timer: 720 nA @ 1.8V,
typical Secondary Oscillator: 580 nA @ 32 kHz Operating Current:
- 4 uA @ 32 kHz, 1.8V, typical - 45 uA/MHz @ 1.8V, typical
Digital Peripherals Three 8-Bit Timers (TMR2/4/6) with Hardware
Limit Timer (HLT)- Hardware monitoring and Fault detection
Four 16-Bit Timers (TMR0/1/3/5) Four Configurable Logic Cell (CLC):
- Integrated combinational and sequential logic Three Complementary Waveform Generators
(CWGs):- Rising and falling edge dead-band control- Full-bridge, half-bridge, 1-channel drive- Multiple signal sources- Programmable dead band- Fault-shutdown input
Four Capture/Compare/PWM (CCP) modules Four 10-bit Pulse-Width Modulators (PWMs) Numerically Controlled Oscillator (NCO):
- Generates true linear frequency control and increased frequency resolution
- Input Clock: 0 Hz < fNCO < 32 MHz- Resolution: fNCO/220
DSM: Data Signal Modulator- Multiplex two carrier clocks, with glitch pre-
vention feature- Multiple sources for each carrier
Programmable CRC with Memory Scan:- Reliable data/program memory monitoring for
fail-safe operation (e.g., Class B)- Calculate CRC over any portion of program
memory Two UART Modules:
- Modules are Asynchronous, RS-232, RS-485 compatibility.
- One of the UART modules supports LIN Mas-ter and Slave, DMX mode, DALI Gear and Device protocols
- Automatic and user-timed BREAK period generation
- DMA Compatible- Automatic checksums- Programmable 1, 1.5, and 2 Stop bits- Wake-up on BREAK reception
One SPI module:- Configurable length bytes- Configurable length data packets- Receive-without-transmit option- Transmit-without-receive option- Transfer byte counter- Separate Transmit and Receive Buffers with
2-byte FIFO and DMA capabilities Two I2C modules, SMBus, PMBus compatible:
- Dedicated Address, Transmit and Receive buffers
- Bus Collision Detection with arbitration- Bus time-out detection and handling- Multi-Master mode- Separate Transmit and Receive Buffers with
2-byte FIFO and DMA capabilities- I2C, SMBus 2.0 and SMBus 3.0, and 1.8V
input level selections Device I/O Port Features:
- 25 I/O pins (PIC18(L)F2xK42)- 36 I/O pins (PIC18(L)F4xK42)- 44 I/O pins (PIC18(L)F5xK42)- One input-only pin- Individually programmable I/O direction,
open-drain, slew rate, weak pull-up control- Interrupt-on-change- Three External Interrupt Pins
Peripheral Pin Select (PPS):- Enables pin mapping of digital I/O
Signal Measurement Timer (SMT):- 24-bit timer/counter with prescaler
2017 Microchip Technology Inc. Preliminary DS40001919A-page 2
-
PIC18(L)F26/27/45/46/47/55/56/57K42
Analog Peripherals Analog-to-Digital Converter with Computation
(ADC2): - 12-bit with up to 35 external channels - Automated post-processing- Automated math functions on input signals:
averaging, filter calculations, oversampling and threshold comparison
- Operates in Sleep- Integrated charge pump for improved low-
voltage operation Hardware Capacitive Voltage Divider (CVD):
- Automates touch sampling and reduces soft-ware size and CPU usage when touch or proximity sensing is required
- Adjustable sample and hold capacitor array- Two guard ring output drives
Temperature Sensor- Internal connection to ADC- Can be calibrated for improved accuracy
Two Comparators:- Low-Power/High-Speed mode - Fixed Voltage Reference at noninverting
input(s) - Comparator outputs externally accessible
5-bit Digital-to-Analog Converter (DAC):- 5-bit resolution, rail-to-rail- Positive Reference Selection - Unbuffered I/O pin output- Internal connections to ADCs and
comparators Voltage Reference
- Fixed Voltage Reference with 1.024V, 2.048V and 4.096V output levels
Flexible Oscillator Structure High-Precision Internal Oscillator
- Selectable frequency range up to 64 MHz- 1% at calibration (nominal)
Low-Power Internal 32 kHz Oscillator (LFINTOSC)
External 32 kHz Crystal Oscillator (SOSC) External Oscillator Block with:
- x4 PLL with external sources- Three crystal/resonator modes up to 20 MHz- Three external clock modes up to 20 MHz
Fail-Safe Clock Monitor Oscillator Start-up Timer (OST)
- Ensures stability of crystal oscillator sources
2017 Microchip Technology Inc. Preliminary DS40001919A-page 3
-
2016-2017 M
icrochip Technology Inc.Prelim
inaryD
S40001919A
-page 4
PIC18(L)F26/27/45/46/47/55/56/57K
42
PI
Dire
ct M
emor
y A
cces
s (D
MA
) (c
h)
Mem
ory
Acc
ess
Part
ition
Vect
ored
Inte
rrup
ts
UA
RT
I2C
/SPI
Perip
hera
l Pin
Sel
ect
Perip
hera
l Mod
ule
Dis
able
Deb
ug (1
)
PI Y Y 2 2/1 Y Y I
PI Y Y 2 2/1 Y Y I
PI Y Y 2 2/1 Y Y IPI Y Y 2 2/1 Y Y IPI Y Y 2 2/1 Y Y IPI Y Y 2 2/1 Y Y IPI Y Y 2 2/1 Y Y IPI Y Y 2 2/1 Y Y IPI Y Y 2 2/1 Y Y IPI Y Y 2 2/1 Y Y INDU
N
C18(L)F2X/4X/5XK42 FAMILY TYPES
DeviceD
ata
Shee
t Ind
ex
Prog
ram
Fla
sh M
emor
y (K
B)
Dat
a EE
PRO
M (B
)
Dat
a SR
AM
(byt
es)
I/OPi
ns
12-b
it A
DC
2
(ch)
5-bi
t DA
C
Com
para
tor
8-bi
t/ (w
ith H
LT) /
16-b
it Ti
mer
Win
dow
Wat
chdo
g Ti
mer
(WW
DT)
Sign
al M
easu
rem
ent T
imer
(S
MT)
CC
P/10
-bit
PWM
CW
G
NC
O
CLC
Zero
-Cro
ss D
etec
t
C18(L)F24K42 A 16 256 1024 25 24 1 2 3/4 Y Y 4/4 3 1 4 Y 2
C18(L)F25K42 A 32 256 2048 25 24 1 2 3/4 Y Y 4/4 3 1 4 Y 2
C18(L)F26K42 B 64 1024 4096 25 24 1 2 3/4 Y Y 4/4 3 1 4 Y 2C18(L)F27K42 B 128 1024 8192 25 24 1 2 3/4 Y Y 4/4 3 1 4 Y 2C18(L)F45K42 B 32 256 2048 36 35 1 2 3/4 Y Y 4/4 3 1 4 Y 2C18(L)F46K42 B 64 1024 4096 36 35 1 2 3/4 Y Y 4/4 3 1 4 Y 2C18(L)F47K42 B 128 1024 8192 36 35 1 2 3/4 Y Y 4/4 3 1 4 Y 2C18(L)F55K42 B 32 256 2048 44 43 1 2 3/4 Y Y 4/4 3 1 4 Y 2C18(L)F56K42 B 64 1024 4096 44 43 1 2 3/4 Y Y 4/4 3 1 4 Y 2C18(L)F57K42 B 128 1024 8192 44 43 1 2 3/4 Y Y 4/4 3 1 4 Y 2ote 1: I Debugging integrated on chip.ata Sheet Index:nshaded devices are not described in this document.
A: DS40001869 PIC18(L)F24/25K42 Data Sheet, 28-PinB: DS40001919 PIC18(L)F26/27/45/46/47/55/56/57K42 Data Sheet, 28/40/44/48-Pin
ote: For other small form-factor package availability and marking information, visithttp://www.microchip.com/packaging or contact your local sales office.
http://www.microchip.com/ PIC18(L)F24K42http://www.microchip.com/wwwproducts/en/PIC18F24K42http://www.microchip.com/ PIC18(L)F25K42http://www.microchip.com/wwwproducts/en/PIC18F25K42http://www.microchip.com/ PIC18(L)F26K42http://www.microchip.com/wwwproducts/en/PIC18F26K42http://www.microchip.com/ PIC18(L)F27K42www.microchip.com/wwwproducts/en/PIC18F27K42http://www.microchip.com/ PIC18(L)F45K42http://www.microchip.com/wwwproducts/en/PIC18F45K42http://www.microchip.com/ PIC18(L)F46K42www.microchip.com/wwwproducts/en/PIC18F46K42http://www.microchip.com/ PIC18(L)F47K42http://www.microchip.com/ PIC18(L)F55K42http://www.microchip.com/wwwproducts/en/PIC18F55K42http://www.microchip.com/ PIC18(L)F56K42http://www.microchip.com/wwwproducts/en/PIC18F56K42http://www.microchip.com/ PIC18(L)F57K42http://www.microchip.com/wwwproducts/en/PIC18F57K42http://ww1.microchip.com/downloads/en/DeviceDoc/40001869B.pdf
-
PIC18(L)F26/27/45/46/47/55/56/57K42
Pin Diagrams
PIC
18(L
)F2X
K42
1
2
3
4
5
6
789
10
VPP/MCLR/RE3
RA0
RA1
RA2
RA3
RA4RA5
RB6/ICSPCLK
RB5
RB4
RB3RB2RB1RB0VDD
VSS
11
12
13
14 15
16
17
18
1920
28
27
26
25
2423
22
21VSS
RA7RA6
RC0
RC1
RC2
RC3
RC5
RC4
RC7
RC6
RB7/ICSPDAT
Note: See Table 1 for location of all peripheral functions.
28-pin SPDIP, SOIC, SSOP
23
6
1
18192021
1571617
RC
0
54
RB
7/IC
SP
DAT
RB
6/IC
SP
CLK
RB
5R
B4
RB0VDDVSSRC7
RC
6R
C5
RC
4
RE
3/M
CLR
/VP
P
RA
0R
A1
RA2RA3RA4RA5VSSRA7RA6
RC
1R
C2
RC
3
9 10 138 141211
27 26 2328 222425RB3RB2RB1
PIC18(L)F2XK42
Note 1: See Table 1 for location of all peripheral functions.2: It is recommended that the exposed bottom pad be connected to VSS, however it must not be the
only VSS connection to the device.
28-pin QFN (6x6x0.9mm), UQFN (6x6x0.5mm)
2017 Microchip Technology Inc. Preliminary DS40001919A-page 5
-
PIC18(L)F26/27/45/46/47/55/56/57K42
2
3
4
5
6
789
10
VPP/MCLR/RE3
RA0RA1
RA2
RA3
RA4RA5RE0
RE1RE2
RB6/ICSPCLK
RB5
RB4
RB0VDD
VSS
RD2
11
12
13
14
15
16
1718
19
20
40
39
38
37
36
35
343332
3130
29
28
27
26
25
2423
22
21
VDDVSS
RA7
RA6
RC0
RC1
RC2RC3RD0RD1
RC5
RC4RD3
RD4
RC7
RC6
RD7
RD6
RD5
RB7/ICSPDAT1
RB3
RB2RB1
PIC
18(L
)F4X
K42
Note: See Table 2 for location of all peripheral functions.
40-pin PDIP
10
11
2
3456
1
18 19 202122
12 13 14 15
38
87
40 39
16 17
2930
313233
232425262728
36 3435
9
37
RA
1R
A0
VPP
/MC
LR/R
E3
RB
3
ICS
PD
AT/R
B7
ICS
PC
LK/R
B6
RB
5R
B4
RC
6R
C5
RC
4R
D3
RD
2R
D1
RD
0R
C3
RC
2R
C1
RC0RA6RA7VSSVDDRE2RE1RE0RA5RA4
RC7RD4RD5RD6RD7VSSVDDRB0RB1RB2
RA
3R
A2
PIC18(L)F4XK42
Note 1: See Table 2 for location of all peripheral functions.2: It is recommended that the exposed bottom pad be connected to VSS, however it must not be the only
VSS connection to the device.
40-pin UQFN (5x5x0.5mm)
2017 Microchip Technology Inc. Preliminary DS40001919A-page 6
-
PIC18(L)F26/27/45/46/47/55/56/57K42
1011
23456
1
18 19 20 21 2212 13 14 15
38
87
44 43 42 41 40 3916 17
2930313233
232425262728
36 3435
9
37R
A0
VP
P/M
CLR
/RE3
RB
3
ICS
PD
AT/R
B7
ICS
PC
LK/R
B6
RB
5R
B4
NC
RC
6R
C5
RC
4R
D3
RD
2R
D1
RD
0R
C3
RC
2R
C1
RC
0
RA6RA7NCVSSNCVDDRE2RE1RE0RA5RA4
RC7RD4RD5RD6RD7VSSVDDNC
RB0RB1RB2
RA3
RA
2R
A1
PIC18(L)F4XK42
Note 1: See Table 2 for location of all peripheral functions.2: It is recommended that the exposed bottom pad be connected to VSS, however it must not be the
only VSS connection to the device.
44-pin QFN (8x8x0.9mm)
1011
23
6
1
18 19 20 21 2212 13 14 15
38
87
44 43 42 41 40 39
16 17
2930313233
232425262728
36 3435
9
37
54
RC
6R
C5
RC
4R
D3
RD
2R
D1
RD
0R
C3
RC
2R
C1
RC0
RA
1R
A0
VPP
/MC
LR/R
E3
RB3
ICS
PD
AT/R
B7
ICS
PC
LK/R
B6
RB
5R
B4
NC
RA
3R
A2
RC7RD4RD5RD6RD7VSSVDDRB0RB1RB2
RA6RA7VSS
NC
VDDRE2RE1RE0RA5RA4
NC
NC
PIC18(L)F4XK42
Note: See Table 2 for location of all peripheral functions.
44-pin TQFP (10x10x1mm)
2017 Microchip Technology Inc. Preliminary DS40001919A-page 7
-
PIC18(L)F26/27/45/46/47/55/56/57K42
1011
23
6
1
20 21 22 23 2416 17
42
87
48 47 46 45 44 4318 19
3132333435
252627282930
40 39
9
41
54
RC
6R
C5
RC
4R
D3
RD
2R
D1
RD
0R
C3
RC
2R
F3
RC0
RA
1R
A0
VP
P/M
CLR
/RE
3
RB3
ICS
PD
AT/R
B7
ICS
PC
LK/R
B6
RB
5R
B4
RA
3R
A2
RC7RD4RD5RD6RD7VSSVDDRB0RB1RB2
RA6RA7VSS
RC1
VDDRE2RE1RE0RA5RA412RF4
13 14 15
RF5
RF7
RF6
36 RF0
3738R
F2R
F1
Note: See Table 3 for location of all peripheral functions.
PIC18(L)F5XK42
48-pin TQFP (7x7x1mm)/48-pin UQFN (6x6x0.5mm)
2017 Microchip Technology Inc. Preliminary DS40001919A-page 8
-
2016-2017 M
icrochip Technology Inc.Prelim
inaryD
S40001919A
-page 9
PIC18(L)F26/27/45/46/47/55/56/57K
42
Pi
TAB
CLC
NCO
Clo
ck R
efer
ence
(CLK
R)
Inte
rrup
t-on-
Chan
ge
Bas
ic
RA CLCIN0(1) IOCA0
RA CLCIN1(1) IOCA1
RA IOCA2
RA IOCA3
RA IOCA4
RA IOCA5
RA IOCA6 OSC2CLKOUT
RA IOCA7 OSC1CLKIN
RB INT0(1)IOCB0
RB INT1(1)IOCB1
RB INT2(1)IOCB2
RB IOCB3
RB IOCB4
RB IOCB5
RB CLCIN2(1) IOCB6 ICSPCLK
RB CLCIN3(1) IOCB7 ICSPDAT
No
the other pins (e.g., RA5) will operate, but input logic levels
n Allocation Tables
LE 1: 28-PIN ALLOCATION TABLE (PIC18(L)F2XK42)
I/O
28-P
in S
PDIP
/SO
IC/S
SOP
28-P
in (U
)QFN
ADC
Volta
ge R
efer
ence
DAC
Com
para
tors
Zero
Cro
ss D
etec
t
I2C
SPI
UA
RT
DSM
Tim
ers/
SMT
CCP
and
PWM
CW
G
0 2 27 ANA0 C1IN0-C2IN0-
1 3 28 ANA1 C1IN1-C2IN1-
2 4 1 ANA2 VREF- DAC1OUT1 C1IN0+C2IN0+
3 5 2 ANA3 VREF+ C1IN1+ MDCARL(1)
4 6 3 ANA4 MDCARH(1) T0CKI(1)
5 7 4 ANA5 SS1(1) MDSRC(1)
6 10 7 ANA6
7 9 6 ANA7
0 21 18 ANB0 C2IN1+ ZCD CCP4(1) CWG1IN(1)
1 22 19 ANB1 C1IN3-C2IN3-
SCL2(3,4) CWG2IN(1)
2 23 20 ANB2 SDA2(3,4) CWG3IN(1)
3 24 21 ANB3 C1IN2-C2IN2-
4 25 22 ANB4ADCACT(1)
T5G(1)
5 26 23 ANB5 T1G(1) CCP3(1)
6 27 24 ANB6 CTS2(1)
7 28 25 ANB7 DAC1OUT2 RX2(1) T6IN(1)
te 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.2: All output signals shown in this row are PPS remappable. 3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.4: These pins can be configured for I2C and SMB 3.0/2.0 logic levels; The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to
will be standard TTL/ST as selected by the INLVL register, instead of the I2C specific or SMBUS input buffer thresholds.
-
2016-2017 M
icrochip Technology Inc.Prelim
inaryD
S40001919A
-page 10
PIC18(L)F26/27/45/46/47/55/56/57K
42
RC IOCC0 SOSCO
RC IOCC1 SOSCI
RC IOCC2
RC IOCC3
RC IOCC4
RC IOCC5
RC IOCC6
RC IOCC7
RE IOCE3 MCLRVPP
VD
VS
OU LC1OUTLC2OUTLC3OUTLC4OUT
NCO CLKR
TAB
CLC
NC
O
Cloc
k R
efer
ence
(CLK
R)
Inte
rrup
t-on-
Chan
ge
Basi
c
No
the other pins (e.g., RA5) will operate, but input logic levels
0 11 8 ANC0 T1CKI(1)T3CKI(1)T3G(1)
SMTWIN1(1)
1 12 9 ANC1 SMTSIG1(1) CCP2(1)
2 13 10 ANC2 T5CKI(1) CCP1(1)
3 14 11 ANC3 SCL1(3,4) SCK1(1) T2IN(1)
4 15 12 ANC4 SDA1(3,4) SDI1(1)
5 16 13 ANC5 T4IN(1)
6 17 14 ANC6 CTS1(1)
7 18 15 ANC7 RX1(1)
3 1 26
D 20 17
S 8, 19
5, 16
T(2) ADGRDAADGRDB
C1OUTC2OUT
SDA1SCL1SDA2SCL2
SS1SCK1SDO1
DTR1RTS1TX1
DTR2RTS2TX2
DSM TMR0 CCP1CCP2CCP3CCP4
PWM5OUT PWM6OUT PWM7OUTPWM8OUT
CWG1ACWG1BCWG1CCWG1DCWG2ACWG2BCWG2CCWG2DCWG3ACWG3BCWG3CCWG3D
CCCC
LE 1: 28-PIN ALLOCATION TABLE (PIC18(L)F2XK42) (CONTINUED)I/O
28-P
in S
PDIP
/SO
IC/S
SOP
28-P
in (U
)QFN
ADC
Volta
ge R
efer
ence
DAC
Com
para
tors
Zero
Cro
ss D
etec
t
I2C
SPI
UAR
T
DSM
Tim
ers/
SMT
CCP
and
PWM
CW
G
te 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.2: All output signals shown in this row are PPS remappable. 3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.4: These pins can be configured for I2C and SMB 3.0/2.0 logic levels; The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to
will be standard TTL/ST as selected by the INLVL register, instead of the I2C specific or SMBUS input buffer thresholds.
-
2016-2017 M
icrochip Technology Inc.Prelim
inaryD
S40001919A
-page 11
PIC18(L)F26/27/45/46/47/55/56/57K
42
TAB
CLC
NC
O
Clo
ck R
efer
ence
(CLK
R)
Inte
rrup
-on-
Cha
nge
Bas
ic
RA CLCIN0(1) IOCA0
RA CLCIN1(1) IOCA1
RA IOCA2
RA IOCA3
RA IOCA4
RA IOCA5
RA IOCA6 OSC2CLKOUT
RA IOCA7 OSC1CLKIN
RB INT0(1)IOCB0
RB INT1(1)IOCB1
RB INT2(1)IOCB2
RB IOCB3
RB IOCB4
RB IOCB5
RB CLCIN2(1) IOCB6 ICSPCLK
RB CLCIN3(1) IOCB7 ICSPDAT
RC IOCC0 SOSCO
RC IOCC1 SOSCI
RC IOCC2
RC IOCC3
No
gnments to the other pins (e.g., RA5) will operate, but input
LE 2: 40/44-PIN ALLOCATION TABLE FOR PIC18(L)F4XK42I/O
40-P
in P
DIP
44-P
in T
QFP
40-P
in U
QFN
44-P
in Q
FN
AD
C
Volta
ge R
efer
ence
DA
C
Com
para
tors
Zero
Cro
ss D
etec
t
I2C
SPI
UA
RT
DSM
Tim
ers/
SMT
CC
P an
d PW
M
CW
G
0 2 19 17 19 ANA0 C1IN0-C2IN0-
1 3 20 18 20 ANA1 C1IN1-C2IN1-
2 4 21 19 21 ANA2 VREF- DAC1OUT1 C1IN0+C2IN0+
3 5 22 20 22 ANA3 VREF+ C1IN1+ MDCARL(1)
4 6 23 21 23 ANA4 MDCARH(1) T0CKI(1)
5 7 24 22 24 ANA5 SS1(1) MDSRC(1)
6 14 31 29 33 ANA6
7 13 30 28 32 ANA7
0 33 8 8 9 ANB0 C2IN1+ ZCD CCP4(1) CWG1IN(1)
1 34 9 9 10 ANB1 C1IN3-C2IN3-
SCL2(3,4) CWG2IN(1)
2 35 10 10 11 ANB2 SDA2(3,4) CWG3IN(1)
3 36 11 11 12 ANB3 C1IN2-C2IN2-
4 37 14 12 14 ANB4ADCACT(1)
T5G(1)
5 38 15 13 15 ANB5 T1G(1) CCP3(1)
6 39 16 14 16 ANB6 CTS2(1) -
7 40 17 15 17 ANB7 DAC1OUT2 RX2(1) T6IN(1)
0 15 32 30 34 ANC0 T1CKI(1)T3CKI(1)T3G(1)
SMTWIN1(1)
1 16 35 31 35 ANC1 SMTSIG1(1) CCP2(1)
2 17 36 32 36 ANC2 T5CKI(1) CCP1(1)
3 18 37 33 37 ANC3 SCL1(3,4) SCK1(1) T2IN(1)
te 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.2: All output signals shown in this row are PPS remappable.3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.4: These pins can be configured for I2C and SMB 3.0/2.0 logic levels; The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4/RD0/RD1 pins. PPS assi
logic levels will be standard TTL/ST as selected by the INLVL register, instead of the I2C specific or SMBus input buffer thresholds.
-
2016-2017 M
icrochip Technology Inc.Prelim
inaryD
S40001919A
-page 12
PIC18(L)F26/27/45/46/47/55/56/57K
42
RC IOCC4
RC IOCC5
RC IOCC6
RC IOCC7
RD
RD
RD
RD
RD
RD
RD
RD
RE
RE
RE
RE IOCE3 MCLRVPP
VD
VS
OU CLC1OUTCLC2OUTCLC3OUTCLC4OUT
NCO CLKR
TAB
CLC
NC
O
Clo
ck R
efer
ence
(CLK
R)
Inte
rrup
-on-
Cha
nge
Bas
ic
No
gnments to the other pins (e.g., RA5) will operate, but input
4 23 42 38 42 ANC4 SDA1(3,4) SDI1(1)
5 24 43 39 43 ANC5 T4IN(1)
6 25 44 40 44 ANC6 CTS1(1)
7 26 1 1 1 ANC7 RX1(1)
0 19 38 34 38 AND0 (4)
1 20 39 35 39 AND1 (4)
2 21 40 36 40 AND2
3 22 41 37 41 AND3
4 27 2 2 2 AND4
5 28 3 3 3 AND5
6 29 4 4 4 AND6
7 30 5 5 5 AND7
0 8 25 23 25 ANE0
1 9 26 24 26 ANE1
2 10 27 25 27 ANE2
3 1 18 16 18
D 11, 32
7, 28
7, 26
8, 28
S 12, 31
6, 29
6, 27
6, 31, 30
T(2) ADGRDAADGRDB
C1OUTC2OUT
SDA1SCL1SDA2SCL2
SS1SCK1SDO1
DTR1RTS1TX1
DTR2RTS2TX2
DSM TMR0 CCP1CCP2CCP3CCP4
PWM5OUT PWM6OUT PWM7OUTPWM8OUT
CWG1ACWG1BCWG1CCWG1DCWG2ACWG2BCWG2CCWG2DCWG3ACWG3BCWG3CCWG3D
LE 2: 40/44-PIN ALLOCATION TABLE FOR PIC18(L)F4XK42I/O
40-P
in P
DIP
44-P
in T
QFP
40-P
in U
QFN
44-P
in Q
FN
AD
C
Volta
ge R
efer
ence
DA
C
Com
para
tors
Zero
Cro
ss D
etec
t
I2C
SPI
UA
RT
DSM
Tim
ers/
SMT
CC
P an
d PW
M
CW
G
te 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.2: All output signals shown in this row are PPS remappable.3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.4: These pins can be configured for I2C and SMB 3.0/2.0 logic levels; The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4/RD0/RD1 pins. PPS assi
logic levels will be standard TTL/ST as selected by the INLVL register, instead of the I2C specific or SMBus input buffer thresholds.
-
2016-2017 M
icrochip Technology Inc.Prelim
inaryD
S40001919A
-page 13
PIC18(L)F26/27/45/46/47/55/56/57K
42
TAB
CLC
NC
O
Clo
ck R
efer
ence
(CLK
R)
Inte
rrup
t-on-
Cha
nge
Bas
ic
RA CLCIN0(1) IOCA0
RA CLCIN1(1) IOCA1
RA IOCA2
RA IOCA3
RA IOCA4
RA IOCA5
RA IOCA6 OSC2CLKOUT
RA IOCA7 OSC1CLKIN
RB INT0(1)IOCB0
RB INT1(1)IOCB1
RB INT2(1)IOCB2
RB IOCB3
RB IOCB4
RB IOCB5
RB CLCIN2(1) IOCB6 ICSPCLK
RB CLCIN3(1) IOCB7 ICSPDAT
RC IOCC0 SOSCO
RC IOCC1 SOSCI
No
ignments to the other pins (e.g., RA5) will operate, but input
LE 3: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42
I/O
48-P
in T
QFP
48-P
in U
QFN
AD
C
Volta
ge R
efer
ence
DA
C
Com
para
tors
Zero
Cro
ss D
etec
t
I2C
SPI
UA
RT
DSM
Tim
ers/
SMT
CC
P an
d PW
M
CW
G
0 21 21 ANA0 C1IN0-C2IN0-
1 22 22 ANA1 C1IN1-C2IN1-
2 23 23 ANA2 VREF- DAC1OUT1 C1IN0+C2IN0+
3 24 24 ANA3 VREF+ C1IN1+ MDCARL(1) -
4 25 25 ANA4 MDCARH(1) T0CKI(1)
5 26 26 ANA5 SS1(1) MDSRC(1)
6 33 33 ANA6
7 32 32 ANA7
0 8 8 ANB0 C2IN1+ ZCD CCP4(1) CWG1IN(1)
1 9 9 ANB1 C1IN3-C2IN3-
SCL2(3,4) CWG2IN(1)
2 10 10 ANB2 SDA2(3,4) CWG3IN(1)
3 11 11 ANB3 C1IN2-C2IN2-
4 16 16 ANB4ADCACT(1)
T5G(1)
5 17 17 ANB5 T1G(1) CCP3(1) -
6 18 18 ANB6 CTS2(1)
7 19 19 ANB7 DAC1OUT2 RX2(1) T6IN(1)
0 34 34 ANC0 T1CKI(1)T3CKI(1)T3G(1)
SMTWIN1(1)
1 35 35 ANC1 - SMTSIG1(1) CCP2(1)
te 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.2: All output signals shown in this row are PPS remappable.3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.4: These pins can be configured for I2C and SMB 3.0/2.0 logic levels; The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4/RD0/RD1 pins. PPS ass
logic levels will be standard TTL/ST as selected by the INLVL register, instead of the I2C specific or SMBus input buffer thresholds.
-
2016-2017 M
icrochip Technology Inc.Prelim
inaryD
S40001919A
-page 14
PIC18(L)F26/27/45/46/47/55/56/57K
42
RC IOCC2
RC IOCC3
RC IOCC4
RC IOCC5
RC IOCC6
RC IOCC7
RD
RD
RD
RD
RD
RD
RD
RD
RE
RE
RE
RE IOCE3 MCLRVPP
RF
RF
RF
RF
RF
RF
RF
RF
VD
TAB
CLC
NC
O
Clo
ck R
efer
ence
(CLK
R)
Inte
rrup
t-on-
Cha
nge
Bas
ic
No
ignments to the other pins (e.g., RA5) will operate, but input
2 40 40 ANC2 - T5CKI(1) CCP1(1)
3 41 41 ANC3 - SCL1(3,4) SCK1(1) T2IN(1) -
4 46 46 ANC4 SDA1(3,4) SDI1(1)
5 47 47 ANC5 T4IN(1)
6 48 48 ANC6 CTS1(1)
7 1 1 ANC7 RX1(1)
0 42 42 AND0 (4)
1 43 43 AND1 (4)
2 44 44 AND2
3 45 45 AND3
4 2 2 AND4
5 3 3 AND5
6 4 4 AND6
7 5 5 AND7
0 27 27 ANE0
1 28 28 ANE1
2 29 29 ANE2
3 20 20
0 36 36 ANF0
1 37 37 ANF1
2 38 38 ANF2
3 39 39 ANF3
4 12 12 ANF4
5 13 13 ANF5
6 14 14 ANF6
7 15 15 ANF7
D 7, 30
7, 30
LE 3: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42 (CONTINUED)I/O
48-P
in T
QFP
48-P
in U
QFN
AD
C
Volta
ge R
efer
ence
DA
C
Com
para
tors
Zero
Cro
ss D
etec
t
I2C
SPI
UA
RT
DSM
Tim
ers/
SMT
CC
P an
d PW
M
CW
G
te 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.2: All output signals shown in this row are PPS remappable.3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.4: These pins can be configured for I2C and SMB 3.0/2.0 logic levels; The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4/RD0/RD1 pins. PPS ass
logic levels will be standard TTL/ST as selected by the INLVL register, instead of the I2C specific or SMBus input buffer thresholds.
-
2016-2017 M
icrochip Technology Inc.Prelim
inaryD
S40001919A
-page 15
PIC18(L)F26/27/45/46/47/55/56/57K
42
VS
OU CLC1OUTCLC2OUTCLC3OUTCLC4OUT
NCO CLKR
TAB
CLC
NC
O
Clo
ck R
efer
ence
(CLK
R)
Inte
rrup
t-on-
Cha
nge
Bas
ic
No
ignments to the other pins (e.g., RA5) will operate, but input
S 6, 31
6, 31
T(2) ADGRDAADGRDB
C1OUTC2OUT
SDA1SCL1SDA2SCL2
SS1SCK1SDO1
DTR1RTS1TX1DTR2RTS2TX2
DSM TMR0 CCP1CCP2CCP3CCP4PWM5OUT PWM6OUT PWM7OUTPWM8OUT
CWG1ACWG1BCWG1CCWG1DCWG2ACWG2BCWG2CCWG2DCWG3ACWG3BCWG3CCWG3D
LE 3: 48-PIN ALLOCATION TABLE FOR PIC18(L)F5XK42 (CONTINUED)I/O
48-P
in T
QFP
48-P
in U
QFN
AD
C
Volta
ge R
efer
ence
DA
C
Com
para
tors
Zero
Cro
ss D
etec
t
I2C
SPI
UA
RT
DSM
Tim
ers/
SMT
CC
P an
d PW
M
CW
G
te 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.2: All output signals shown in this row are PPS remappable.3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.4: These pins can be configured for I2C and SMB 3.0/2.0 logic levels; The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4/RD0/RD1 pins. PPS ass
logic levels will be standard TTL/ST as selected by the INLVL register, instead of the I2C specific or SMBus input buffer thresholds.
-
PIC18(L)F26/27/45/46/47/55/56/57K42
Table of Contents1.0 Device Overview ........................................................................................................................................................................... 182.0 Guidelines for Getting Started with PIC18(L)F26/27/45/46/47/55/56/57K42 Microcontrollers ...................................................... 223.0 PIC18 CPU ................................................................................................................................................................................... 254.0 Memory Organization .................................................................................................................................................................... 325.0 Device Configuration ..................................................................................................................................................................... 636.0 Resets ........................................................................................................................................................................................... 797.0 Oscillator Module (with Fail-Safe Clock Monitor) .......................................................................................................................... 908.0 Reference Clock Output Module ................................................................................................................................................. 1099.0 Interrupt Controller ...................................................................................................................................................................... 11310.0 Power-Saving Operation Modes ............................................................................................................................................... 16811.0 Windowed Watchdog Timer (WWDT) ....................................................................................................................................... 17612.0 8x8 Hardware Multiplier ............................................................................................................................................................ 18513.0 Nonvolatile Memory (NVM) Control .......................................................................................................................................... 18714.0 Cyclic Redundancy Check (CRC) Module with Memory Scanner ............................................................................................ 21115.0 Direct Memory Access (DMA) ................................................................................................................................................... 22616.0 /O Ports ..................................................................................................................................................................................... 25717.0 Peripheral Pin Select (PPS) Module ......................................................................................................................................... 27218.0 Interrupt-on-Change .................................................................................................................................................................. 28319.0 Peripheral Module Disable (PMD) ............................................................................................................................................ 28720.0 Timer0 Module .......................................................................................................................................................................... 29621.0 Timer1/3/5 Module with Gate Control ....................................................................................................................................... 30222.0 Timer2/4/6 Module .................................................................................................................................................................... 31723.0Capture/Compare/PWM Module ................................................................................................................................................ 33924.0 Pulse-Width Modulation (PWM) ................................................................................................................................................ 35225.0Signal Measurement Timer (SMT) ............................................................................................................................................. 35926.0 Complementary Waveform Generator (CWG) Module ............................................................................................................. 40327.0 Configurable Logic Cell (CLC) .................................................................................................................................................. 43128.0 Numerically Controlled Oscillator (NCO) Module ...................................................................................................................... 44629.0 Zero-Cross Detection (ZCD) Module ........................................................................................................................................ 45630.0 Data Signal Modulator (DSM) Module ...................................................................................................................................... 46131.0 Universal Asynchronous Receiver Transmitter (UART) With Protocol Support ........................................................................ 47232.0 Serial Peripheral Interface (SPI) Module .................................................................................................................................. 51033.0 I2C Module ................................................................................................................................................................................ 54234.0 Fixed Voltage Reference (FVR) ................................................................................................................................................ 59435.0 Temperature Indicator Module .................................................................................................................................................. 59636.0 Analog-to-Digital Converter with Computation (ADC2) Module ................................................................................................ 59937.0 5-Bit Digital-to-Analog Converter (DAC) Module ....................................................................................................................... 63738.0 Comparator Module ................................................................................................................................................................. 64139.0 High/Low-Voltage Detect (HLVD) ............................................................................................................................................. 65040.0 In-Circuit Serial Programming (ICSP) ................................................................................................................................ 65841.0 Instruction Set Summary ........................................................................................................................................................... 66042.0 Register Summary .................................................................................................................................................................... 71443.0 Development Support ............................................................................................................................................................... 73144.0 Electrical Specifications ............................................................................................................................................................ 73545.0 DC and AC Characteristics Graphs and Tables ....................................................................................................................... 76646.0 Packaging Information .............................................................................................................................................................. 767
2017 Microchip Technology Inc. Preliminary DS40001919A-page 16
-
PIC18(L)F26/27/45/46/47/55/56/57K42
TO OUR VALUED CUSTOMERSIt is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchipproducts. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined andenhanced as new volumes and updates are introduced. If you have any questions or comments regarding this publication, please contact the Marketing Communications Department viaE-mail at [email protected]. We welcome your feedback.
Most Current Data SheetTo obtain the most up-to-date version of this data sheet, please register at our Worldwide Website at:
http://www.microchip.comYou can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page.The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).
ErrataAn errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for currentdevices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revisionof silicon and revision of document to which it applies.To determine if an errata sheet exists for a particular device, please check with one of the following: Microchips Worldwide Website; http://www.microchip.com Your local Microchip sales office (see last page)When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you areusing.
Customer Notification SystemRegister on our website at www.microchip.com to receive the most current information on all of our products.
2017 Microchip Technology Inc. Preliminary DS40001919A-page 17
-
PIC18(L)F26/27/45/46/47/55/56/57K42
1.0 DEVICE OVERVIEWThis document contains device specific information forthe following devices:
This family offers the advantages of all PIC18 microcontrollers namely, high computational performance at an economical price with the addition of high-endurance Program Flash Mem-ory, Universal Asynchronous Receiver Transmit-ter (UART), Serial Peripheral Interface (SPI), Inter-integrated Circuit (I2C), Direct Memory Access (DMA), Configurable Logic Cells (CLC), Signal Measurement Timer (SMT), Numerically Controlled Oscillator (NCO), and Analog-to-Digital Converter with Computation (ADC2).
1.1 New Features Direct Memory Access Controller: The Direct
Memory Access (DMA) Controller is designed to service data transfers between different memory regions directly without intervention from the CPU. By eliminating the need for CPU-intensive management of handling interrupts intended for data transfers, the CPU now can spend more time on other tasks.
Vectored Interrupt Controller: The Vectored Interrupt Controller module reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the CPU. It assembles all of the interrupt request signals and resolves the interrupts based on both a fixed natural order priority and a user-assigned priority, thereby eliminating scanning of interrupt sources.
Universal Asynchronous Receiver Transmitter: The Universal Asynchronous Receiver Transmitter (UART) module is a serial I/O communications peripheral. It contains all the clock generators, shift registers and data buffers necessary to perform an input or output serial data transfer, independent of device program execution. The UART, also known as a Serial Communications Interface (SCI), can be configured as a full-duplex asynchronous system or one of several automated protocols. Full-Duplex mode is useful for communications with peripheral systems, with DMA/DALI/LIN support.
Serial Peripheral Interface: The Serial Periph-eral Interface (SPI) module is a synchronous serial data communication bus that operates in Full-Duplex mode. Devices communicate in a master/slave environment where the master device initiates the communication. A slave device is controlled through a Chip Select known as Slave Select. Example slave devices include serial EEPROMs, shift registers, display drivers, A/D converters, or another PIC.
I2C Module: The I2C module provides a synchro-nous interface between the microcontroller and other I2C-compatible devices using the two-wire I2C serial bus. Devices communicate in a master/slave environment. The I2C bus specifies two sig-nal connections - Serial Clock (SCL) and Serial Data (SDA). Both the SCL and SDA connections are bidirectional open-drain lines, each requiring pull-up resistors to the supply voltage.
12-bit A/D Converter with Computation: This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period and thus, reduce code overhead. It has a new module called ADC2 with computation features, which provides a digital filter and threshold interrupt functions.
1.2 Details on Individual Family Members
Devices in the PIC18(L)F26/27/45/46/47/55/56/57K42family are available in 28-pin and 40/44/48-pinpackages. The block diagram for this device is shownin Figure 3-1.
The similarities and differences among the devices arelisted in the PIC18(L)F2X/4X/5XK42 Family TypesTable (page 4). The pinouts for all devices are listed inTable 1.
PIC18F26K42 PIC18LF26K42 PIC18F27K42 PIC18LF27K42 PIC18F45K42 PIC18LF45K42 PIC18F46K42 PIC18LF46K42 PIC18F47K42 PIC18LF47K42 PIC18F55K42 PIC18LF55K42 PIC18F56K42 PIC18LF56K42 PIC18F57K42 PIC18LF57K42
2017 Microchip Technology Inc. Preliminary DS40001919A-page 18
-
2016-2017 M
icrochip Technology Inc.Prelim
inaryD
S40001919A
-page 19
PIC18(L)F26/27/45/46/47/55/56/57K
42
TAK42 PIC18(L)F56K42 PIC18(L)F57K42
Pr(B 65536 131072
Pr(In 32768 65536
Da 4096 8192DaM 1024 1024
Pa FPFN48-pin TQFP48-pin UQFN
48-pin TQFP48-pin UQFN
I/O 1), F A,B,C,D, E(1), F A,B,C,D, E(1), F12Co(ACoAc
lal
5 internal43 external
5 internal43 external
CaPW10MTiSeCoW(CZe(ZDa(DSiTi5-CoNuO
BLE 1-1: DEVICE FEATURESFeatures PIC18(L)F26K42 PIC18(L)F27K42 PIC18(L)F45K42 PIC18(L)F46K42 PIC18(L)F47K42 PIC18(L)F55
ogram Memory ytes) 65536 131072 32768 65536 131072 32768
ogram Memory structions) 32768 65536 16384 32768 65536 16384
ta Memory (Bytes) 4096 8192 2048 4096 8192 2048ta EEPROM
emory (Bytes) 1024 1024 256 1024 1024 256
ckages
28-pin SPDIP28-pin SOIC28-pin SSOP28-pin QFN
28-pin UQFN
28-pin SPDIP28-pin SOIC28-pin SSOP28-pin QFN
28-pin UQFN
40-pin PDIP40-pin UQFN44-pin TQFP 44-pin QFN
40-pin PDIP40-pin UQFN44-pin TQFP44-pin QFN
40-pin PDIP40-pin UQFN44-pin TQFP44-pin QFN
48-pin TQ48-pin UQ
Ports A,B,C,E(1) A,B,C,E(1) A,B,C,D, E(1) A,B,C,D, E(1) A,B,C,D, E(1) A,B,C,D, E(
-Bit Analog-to-Digital nversion Module
DC2) with mputation celerator
5 internal24 external
5 internal24 external
5 internal35 external
5 internal35 external
5 internal35 external
5 interna43 extern
pture/Compare/M Modules (CCP) 4
-Bit Pulse-Width odulator (PWM) 4
mers (16-/8-bit) 4/3rial Communications 1 UART, 1 UART with DMX/DALI/LIN, 2 I2C, 1 SPImplementary
aveform Generator WG)
3
ro-Cross Detect CD) 1
ta Signal Modulator SM) 1
gnal Measurement mer (SMT) 1
bit Digital to Analog nverter (DAC) 1
merically Controlled scillator (NCO) 1
-
2016-2017 M
icrochip Technology Inc.Prelim
inaryD
S40001919A
-page 20
PIC18(L)F26/27/45/46/47/55/56/57K
42
CoDi(DCo(CPe(PPeDi16ScPrLo(H
Re
In
MFrNo riants, PORTE also
TAK42 PIC18(L)F56K42 PIC18(L)F57K42
mparator Module 2rect Memory Access MA) 2
nfigurable Logic Cell LC) 4
ripheral Pin Select PS) Yes
ripheral Module sable (PMD) Yes
-bit CRC with anner Yes
ogrammable High/w-Voltage Detect LVD)
Yes
sets (and Delays)
POR, Programmable BOR,RESET Instruction,
Stack Overflow,Stack Underflow(PWRT, OST),
MCLR, WDT, MEMV
struction Set 81 Instructions;87 with Extended Instruction Set enabledaximum Operating equency 64 MHz
te 1: PORTE is partially implemented. Pin RE3 is an input-only pin on 28/40/44/48-pin variants. In addition to that, on 40/44/48-pin vaconsists of RE0, RE1 and RE2 pins.
BLE 1-1: DEVICE FEATURES (CONTINUED)Features PIC18(L)F26K42 PIC18(L)F27K42 PIC18(L)F45K42 PIC18(L)F46K42 PIC18(L)F47K42 PIC18(L)F55
-
PIC18(L)F26/27/45/46/47/55/56/57K42
1.3 Register and Bit naming
conventions
1.3.1 REGISTER NAMESWhen there are multiple instances of the sameperipheral in a device, the peripheral control registerswill be depicted as the concatenation of a peripheralidentifier, peripheral instance, and control identifier.The control registers section will show just oneinstance of all the register names with an x in the placeof the peripheral instance number. This namingconvention may also be applied to peripherals whenthere is only one instance of that peripheral in thedevice to maintain compatibility with other devices inthe family that contain more than one.
1.3.2 BIT NAMESThere are two variants for bit names:
Short name: Bit function abbreviation Long name: Peripheral abbreviation + short name
1.3.2.1 Short Bit NamesShort bit names are an abbreviation for the bit function.For example, some peripherals are enabled with theEN bit. The bit names shown in the registers are theshort name variant.
Short bit names are useful when accessing bits in Cprograms. The general format for accessing bits by theshort name is RegisterNamebits.ShortName. Forexample, the enable bit, EN, in the T0CON0 registercan be set in C programs with the instructionT0CON0bits.EN = 1.
Short names are generally not useful in assemblyprograms because the same name may be used bydifferent peripherals in different bit positions. When thisoccurs, during the include file generation, all instancesof that short bit name are appended with an underscoreplus the name of the register in which the bit resides toavoid naming contentions.
1.3.2.2 Long Bit NamesLong bit names are constructed by adding a peripheralabbreviation prefix to the short name. The prefix isunique to the peripheral thereby making every long bitname unique. The long bit name for the Timer0 enablebit is the Timer0 prefix, T0, appended with the enablebit short name, EN, resulting in the unique bit nameT0EN.
Long bit names are useful in both C and assembly pro-grams. For example, in C the T0CON0 enable bit canbe set with the T0EN = 1 instruction. In assembly, thisbit can be set with the BSF T0CON0,T0EN instruction.
1.3.2.3 Bit FieldsBit fields are two or more adjacent bits in the sameregister. For example, the four Least Significant bits ofthe T0CON0 register contain the output prescalerselect bits. The short name for this field is OUTPS andthe long name is T0OUTPS. Bit field access is onlypossible in C programs. The following exampledemonstrates a C program instruction for setting theTimer0 output prescaler to the 1:6 Postscaler:
T0CON0bits.OUTPS = 0x5;
Individual bits in a bit field can also be accessed withlong and short bit names. Each bit is the field nameappended with the number of the bit position within thefield. For example, the Most Significant mode bit hasthe short bit name OUTPS3. The following two exam-ples demonstrate assembly program sequences forsetting the Timer0 output prescaler to 1:6 Postscaler:
Example 1:MOVLW ~(1
-
PIC18(L)F26/27/45/46/47/55/56/57K42
2.0 GUIDELINES FOR GETTING STARTED WITH PIC18(L)F26/27/45/46/47/55/56/57K42 MICROCONTROLLERS
2.1 Basic Connection RequirementsGetting started with the PIC18(L)F26/27/45/46/47/55/56/57K42 family of 8-bit microcontrollers requiresattention to a minimal set of device pin connectionsbefore proceeding with development.
The following pins must always be connected:
All VDD and VSS pins (see Section 2.2 Power Supply Pins)
MCLR pin (see Section 2.3 Master Clear (MCLR) Pin)
These pins must also be connected if they are beingused in the end application:
ICSPCLK/ICSPDAT pins used for In-Circuit Serial Programming (ICSP) and debugging purposes (see Section 2.4 ICSP Pins)
OSCI and OSCO pins when an external oscillator source is used (see Section 2.5 External Oscillator Pins)
Additionally, the following pins may be required:
VREF+/VREF- pins are used when external voltage reference for analog modules is implemented
The minimum mandatory connections are shown inFigure 2-1.
FIGURE 2-1: RECOMMENDED MINIMUM CONNECTIONS
2.2 Power Supply Pins
2.2.1 DECOUPLING CAPACITORSThe use of decoupling capacitors on every pair ofpower supply pins (VDD and VSS) is required.
Consider the following criteria when using decouplingcapacitors:
Value and type of capacitor: A 0.1 F (100 nF), 10-20V capacitor is recommended. The capacitor should be a low-ESR device, with a resonance frequency in the range of 200 MHz and higher. Ceramic capacitors are recommended.
Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is no greater than 0.25 inch (6 mm).
Handling high-frequency noise: If the board is experiencing high-frequency noise (upward of tens of MHz), add a second ceramic type capaci-tor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 F to 0.001 F. Place this second capacitor next to each primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible (e.g., 0.1 F in parallel with 0.001 F).
Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB trace inductance.
2.2.2 TANK CAPACITORSOn boards with power traces running longer thansix inches in length, it is suggested to use a tank capac-itor for integrated circuits, including microcontrollers, tosupply a local power source. The value of the tankcapacitor should be determined based on the traceresistance that connects the power supply source tothe device, and the maximum current drawn by thedevice in the application. In other words, select the tankcapacitor so that it meets the acceptable voltage sag atthe device. Typical values range from 4.7 F to 47 F.
C1
R1
Rev. 10-000249A9/1/2015
VDD
PIC18(L)Fxxxxx
R2MCLR
C2
VD
D
Vss
Vss
Key (all values are recommendations):C1 and C2 : 0.1 F, 20V ceramicR1: 10 kR2: 100 to 470
2017 Microchip Technology Inc. Preliminary DS40001919A-page 22
-
PIC18(L)F26/27/45/46/47/55/56/57K42
2.3 Master Clear (MCLR) PinThe MCLR pin provides two specific devicefunctions: Device Reset, and Device Programmingand Debugging. If programming and debugging arenot required in the end application, a directconnection to VDD may be all that is required. Theaddition of other components, to help increase theapplications resistance to spurious Resets fromvoltage sags, may be beneficial. A typicalconfiguration is shown in Figure 2-1. Other circuitdesigns may be implemented, depending on theapplication requirements.
During programming and debugging, the resistanceand capacitance that can be added to the pin mustbe considered. Device programmers and debuggersdrive the MCLR pin. Consequently, specific voltagelevels (VIH and VIL) and fast signal transitions mustnot be adversely affected. Therefore, specific valuesof R1 and C1 will need to be adjusted based on theapplication and PCB requirements. For example, it isrecommended that the capacitor, C1, be isolatedfrom the MCLR pin during programming anddebugging operations by using a jumper (Figure 2-2).The jumper is replaced for normal run-timeoperations.
Any components associated with the MCLR pinshould be placed within 0.25 inch (6 mm) of the pin.
FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS
2.4 ICSP PinsThe ICSPCLK and ICSPDAT pins are used for In-Cir-cuit Serial Programming (ICSP) and debuggingpurposes. It is recommended to keep the trace lengthbetween the ICSP connector and the ICSP pins on thedevice as short as possible. If the ICSP connector isexpected to experience an ESD event, a series resistoris recommended, with the value in the range of a fewtens of ohms, not to exceed 100.
Pull-up resistors, series diodes and capacitors on theICSPCLK and ICSPDAT pins are not recommended asthey will interfere with the programmer/debugger com-munications to the device. If such discrete componentsare an application requirement, they should beremoved from the circuit during programming anddebugging. Alternatively, refer to the AC/DC character-istics and timing requirements information in therespective device Flash programming specification forinformation on capacitive loading limits, and pin inputvoltage high (VIH) and input low (VIL) requirements.
For device emulation, ensure that the CommunicationChannel Select (i.e., ICSPCLK/ICSPDAT pins),programmed into the device, matches the physicalconnections for the ICSP to the Microchip debugger/emulator tool.
For more information on available Microchipdevelopment tools connection requirements, refer toSection 43.0 Development Support.
Note 1: R1 10 k is recommended. A suggestedstarting value is 10 k. Ensure that theMCLR pin VIH and VIL specifications are met.
2: R2 470 will limit any current flowing intoMCLR from the external capacitor, C1, in theevent of MCLR pin breakdown, due toElectrostatic Discharge (ESD) or ElectricalOverstress (EOS). Ensure that the MCLR pinVIH and VIL specifications are met.
C1
R2R1
VDD
MCLR
JPPIC18(L)Fxxxxx
2017 Microchip Technology Inc. Preliminary DS40001919A-page 23
-
PIC18(L)F26/27/45/46/47/55/56/57K42
2.5 External Oscillator PinsMany microcontrollers have options for at least twooscillators: a high-frequency primary oscillator and alow-frequency secondary oscillator (refer to Section7.0 Oscillator Module (with Fail-Safe ClockMonitor) for details). The oscillator circuit should be placed on the sameside of the board as the device. Place the oscillatorcircuit close to the respective oscillator pins with nomore than 0.5 inch (12 mm) between the circuitcomponents and the pins. The load capacitors shouldbe placed next to the oscillator itself, on the same sideof the board.
Use a grounded copper pour around the oscillator cir-cuit to isolate it from surrounding circuits. Thegrounded copper pour should be routed directly to theMCU ground. Do not run any signal traces or powertraces inside the ground pour. Also, if using a two-sidedboard, avoid any traces on the other side of the boardwhere the crystal is placed.
Layout suggestions are shown in Figure 2-3. In-linepackages may be handled with a single-sided layoutthat completely encompasses the oscillator pins. Withfine-pitch packages, it is not always possible to com-pletely surround the pins and components. A suitablesolution is to tie the broken guard sections to a mirroredground layer. In all cases, the guard trace(s) must bereturned to ground.
In planning the applications routing and I/O assign-ments, ensure that adjacent port pins, and othersignals in close proximity to the oscillator, are benign(i.e., free of high frequencies, short rise and fall times,and other similar noise).
For additional information and design guidance onoscillator circuits, refer to these Microchip ApplicationNotes, available at the corporate website(www.microchip.com):
AN826, Crystal Oscillator Basics and Crystal Selection for rfPIC and PICmicro Devices
AN849, Basic PICmicro Oscillator Design AN943, Practical PICmicro Oscillator Analysis
and Design AN949, Making Your Oscillator Work
2.6 Unused I/OsUnused I/O pins should be configured as outputs anddriven to a logic low state. Alternatively, connect a 1 kto 10 k resistor to VSS on unused pins and drive theoutput to logic low.
FIGURE 2-3: SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT
GND
`
`
`
OSC1
OSC2
SOSCO
SOSCI
Copper Pour Primary OscillatorCrystal
Secondary Oscillator
Crystal
DEVICE PINS
PrimaryOscillator
C1
C2
SOSC: C1 SOSC: C2
(tied to ground)
Single-Sided and In-Line Layouts:
Fine-Pitch (Dual-Sided) Layouts:
GND
OSCO
OSCI
Bottom LayerCopper Pour
OscillatorCrystal
Top Layer Copper Pour
C2
C1
DEVICE PINS
(tied to ground)
(tied to ground)
(SOSC)
2017 Microchip Technology Inc. Preliminary DS40001919A-page 24
-
PIC18(L)F26/27/45/46/47/55/56/57K42
3.0 PIC18 CPUThis family of devices contains a PIC18 8-bit CPU corebased on the modified Harvard architecture. The PIC18CPU supports:
System Arbitration which decides memory access allocation depending on user priorities
Vectored Interrupt capability with automatic two level deep context saving
31-level deep hardware stack with overflow and underflow reset capabilities
Support Direct, Indirect, and Relative Addressing modes
8x8 Hardware Multiplier
2017 Microchip Technology Inc. Preliminary DS40001919A-page 25
-
PIC18(L)F26/27/45/46/47/55/56/57K42
FIGURE 3-1: PIC18(L)F26/27/45/46/47/55/56/57K42 FAMILY BLOCK DIAGRAM
InstructionDecode and
Control
Data Latch
Data Memory
Address Latch
Data Address12
AccessBSR FSR0FSR1FSR2
inc/declogic
Address
6 14 4
PCH PCL
PCLATH
8
31-Level Stack
Program Counter
PRODLPRODH
8x8 Multiply
8
BITOP88
ALU
20
8
8
Table Pointer
inc/dec logic
21
8
Data Bus
Table Latch8
IR
12
3
ROM Latch
PCLATU
PCU
Note 1: RE3 is only available when MCLR functionality is disabled.2: OSC1/CLKIN and OSC2/CLKOUT are only available in select oscillator modes and when these pins are not being used as digital I/O.
Refer to Section 9.0 Oscillator Module (with Fail-Safe Clock Monitor) for additional information.
W
Instruction Bus
STKPTR Bank
8
State machinecontrol signals
Decode
8
8Power-up
TimerOscillator
Start-up TimerPower-on
Reset
WWT
OSC1(2)
OSC2(2)
Brown-outReset
InternalOscillator
Fail-SafeClock Monitor
Precision
ReferenceBand GapMCLR(1)
Block
LFINTOSCOscillator
64 MHzOscillator
Single-SupplyProgramming
In-CircuitDebugger
SOSCO
SOSCI
Address Latch
Program Memory(8/16/32/64 Kbytes)
Data Latch
Ports
Peripherals
DataEEPROM
2017 Microchip Technology Inc. Preliminary DS40001919A-page 26
-
PIC18(L)F26/27/45/46/47/55/56/57K42
3.1 System ArbitrationThe System Arbiter resolves memory access betweenthe System Level Selections (i.e., Main, Interrupt Ser-vice Routine) and Peripheral Selection (i.e., DMA andScanner) based on user-assigned priorities. Each ofthe system level and peripheral selections has its ownpriority selection registers. Memory access priority isresolved using the number written to the correspondingPriority registers, 0 being the highest priority and 4 thelowest. The default priorities are listed in Table 3-1.
In case the user wants to change priorities, ensureeach Priority register is written with a unique value from0 to 4.
TABLE 3-1: DEFAULT PRIORITIES
Selection Priority register Reset value
System Level ISR 0MAIN 1
Peripheral DMA1 2DMA2 3
SCANNER 4
2017 Microchip Technology Inc. Preliminary DS40001919A-page 27
-
PIC18(L)F26/27/45/46/47/55/56/57K42
3.1.1 PRIORITY LOCKThe System arbiter grants memory access to theperipheral selections (DMAx, Scanner) when thePRLOCKED bit (PRLOCK Register) is set.
Priority selections are locked by setting thePRLOCKED bit of the PRLOCK register. Setting andclearing this bit requires a special sequence as an extraprecaution against inadvertent changes. Examples ofsetting and clearing the PRLOCKED bit are shown inExample 3-1 and Example 3-2.
EXAMPLE 3-1: PRIORITY LOCK SEQUENCE
EXAMPLE 3-2: PRIORITY UNLOCK SEQUENCE
3.2 Memory Access SchemeThe user can assign priorities to both system level andperipheral selections based on which the systemarbiter grants memory access. Let us consider thefollowing priority scenarios between ISR, MAIN, andPeripherals.
3.2.1 ISR PRIORITY > MAIN PRIORITY > PERIPHERAL PRIORITY
When the Peripheral Priority (DMAx, Scanner) is lowerthan ISR and MAIN Priority, and the peripheralrequires:
1. Access to the Program Flash Memory, then theperipheral waits for an instruction cycle in whichthe CPU does not need to access the PFM(such as a branch instruction) and uses thatcycle to do its own Program Flash Memoryaccess, unless a PFM Read/Write operation isin progress.
2. Access to the SFR/GPR, then the peripheralwaits for an instruction cycle in which the CPUdoes not need to access the SFR/GPR (such asMOVLW, CALL, NOP) and uses that cycle to do itsown SFR/GPR access.
3. Access to the Data EEPROM, then theperipheral has access to Data EEPROM unlessa Data EEPROM Read/Write operation is beingperformed.
This results in the lowest throughput for the peripheralto access the memory, and does so without any impacton execution times.
3.2.2 PERIPHERAL PRIORITY > ISR PRIORITY > MAIN PRIORITY
When the Peripheral Priority (DMAx, Scanner) is higherthan ISR and MAIN Priority, the CPU operation isstalled when the peripheral requests memory.
The CPU is held in its current state until the peripheralcompletes its operation. Since the peripheral requestsaccess to the bus, the peripheral cannot be disableduntil it completes its operation.
This results in the highest throughput for the peripheralto access the memory, but has the cost of stalling otherexecution while it occurs.
; Disable interruptsBCF INTCON0,GIE
; Bank to PRLOCK registerBANKSEL PRLOCKMOVLW 55h
; Required sequence, next 4 instructionsMOVWF PRLOCKMOVLW AAhMOVWF PRLOCK; Set PRLOCKED bit to grant memory access to peripheralsBSF PRLOCK,0
; Enable InterruptsBSF INTCON0,GIE
; Disable interruptsBCF INTCON0,GIE
; Bank to PRLOCK registerBANKSEL PRLOCKMOVLW 55h
; Required sequence, next 4 instructionsMOVWF PRLOCKMOVLW AAhMOVWF PRLOCK; Clear PRLOCKED bit to allow changing priority settingsBCF PRLOCK,0
; Enable InterruptsBSF INTCON0,GIE
Note: It is always required that the ISR prioritybe higher than Main priority.
2017 Microchip Technology Inc. Preliminary DS40001919A-page 28
-
PIC18(L)F26/27/45/46/47/55/56/57K42
3.2.3 ISR PRIORITY > PERIPHERAL
PRIORITY > MAIN PRIORITYIn this case, interrupt routines and peripheral operation(DMAx, Scanner) will stall the CPU. Interrupt willpreempt peripheral operation. This results in lowestinterrupt latency and highest throughput for theperipheral to access the memory.
3.2.4 PERIPHERAL 1 PRIORITY > ISR PRIORITY > MAIN PRIORITY > PERIPHERAL 2 PRIORITY
In this case, the Peripheral 1 will stall the execution ofthe CPU. However, Peripheral 2 can access thememory in cycles unused by Peripheral 1.
The operation of the System Arbiter is controlledthrough the following registers:
REGISTER 3-1: ISRPR: INTERRUPT SERVICE ROUTINE PRIORITY REGISTER
REGISTER 3-2: MAINPR: MAIN ROUTINE PRIORITY REGISTER
REGISTER 3-3: DMA1PR: DMA1 PRIORITY REGISTER
U-0 U-0 U-0 U-0 U-0 R/W-0/0 R/W-0/0 R/W-0/0 ISRPR
bit 7 bit 0
Legend:R = Readable bitu = Bit is unchanged1 = bit is set
W = Writable bitx = Bit is unknown0 = bit is cleared
U = Unimplemented bit, read as 0-n/n = Value at POR and BOR/Value at all other ResetsHS = Hardware set
bit 7-3 Unimplemented: Read as 0bit 2-0 ISRPR: Interrupt Service Routine Priority Selection bits
U-0 U-0 U-0 U-0 U-0 R/W-0/0 R/W-0/0 R/W-1/1 MAINPR
bit 7 bit 0
Legend:R = Readable bitu = Bit is unchanged1 = bit is set
W = Writable bitx = Bit is unknown0 = bit is cleared
U = Unimplemented bit, read as 0-n/n = Value at POR and BOR/Value at all other ResetsHS = Hardware set
bit 7-3 Unimplemented: Read as 0bit 2-0 MAINPR: Main Routine Priority Selection bits
U-0 U-0 U-0 U-0 U-0 R/W-0/0 R/W-1/1 R/W-0/0 DMA1PR
bit 7 bit 0
Legend:R = Readable bitu = Bit is unchanged1 = bit is set
W = Writable bitx = Bit is unknown0 = bit is cleared
U = Unimplemented bit, read as 0-n/n = Value at POR and BOR/Value at all other ResetsHS = Hardware set
bit 7-3 Unimplemented: Read as 0bit 2-0 DMA1PR: DMA1 Priority Selection bits
2017 Microchip Technology Inc. Preliminary DS40001919A-page 29
-
PIC18(L)F26/27/45/46/47/55/56/57K42
REGISTER 3-4: DMA2PR: DMA2 PRIORITY REGISTER
REGISTER 3-5: SCANPR: SCANNER PRIORITY REGISTER
REGISTER 3-6: PRLOCK: PRIORITY LOCK REGISTER
U-0 U-0 U-0 U-0 U-0 R/W-0/0 R/W-1/1 R/W-1/1 DMA2PR
bit 7 bit 0
Legend:R = Readable bitu = Bit is unchanged1 = bit is set
W = Writable bitx = Bit is unknown0 = bit is cleared
U = Unimplemented bit, read as 0-n/n = Value at POR and BOR/Value at all other ResetsHS = Hardware set
bit 7-3 Unimplemented: Read as 0bit 2-0 DMA2PR: DMA2 Priority Selection bits
U-0 U-0 U-0 U-0 U-0 R/W-1/1 R/W-0/0 R/W-0/0 SCANPR
bit 7 bit 0
Legend:R = Readable bitu = Bit is unchanged1 = bit is set
W = Writable bitx = Bit is unknown0 = bit is cleared
U = Unimplemented bit, read as 0-n/n = Value at POR and BOR/Value at all other ResetsHS = Hardware set
bit 7-3 Unimplemented: Read as 0bit 2-0 SCANPR: Scanner Priority Selection bits
U-0 U-0 U-0 U-0 U-0 U-0 U-0 R/W-0/0 PRLOCKED
bit 7 bit 0
Legend:R = Readable bitu = Bit is unchanged1 = bit is set
W = Writable bitx = Bit is unknown0 = bit is cleared
U = Unimplemented bit, read as 0-n/n = Value at POR and BOR/Value at all other ResetsHS = Hardware set
bit 7-1 Unimplemented: Read as 0bit 0 PRLOCKED: PR Register Lock bit(1, 2)
0 = Priority Registers can be modified by write operations; Peripherals do not have access to the memory1 = Priority Registers are locked and cannot be written; Peripherals have access to the memory
Note 1: The PRLOCKED bit can only be set or cleared after the unlock sequence.2: If PR1WAY = 1, the PRLOCKED bit cannot be cleared after it has been set. A device Reset will clear the
bit and allow one more set.
2017 Microchip Technology Inc. Preliminary DS40001919A-page 30
-
PIC18(L)F26/27/45/46/47/55/56/57K42
TABLE 3-2: SUMMARY OF REGISTERS ASSOCIATED WITH CPU
Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Register on page
ISRPR ISRPR2 ISRPR1 ISRPR0 29
MAINPR MAINPR2 MAINPR1 MAINPR0 29
DMA1PR DMA1PR2 DMA1PR1 DMA1PR0 29
DMA2PR DMA2PR2 DMA2PR1 DMA2PR0 30
SCANPR SCANPR2 SCANPR1 SCANPR0 30
PRLOCK PRLOCKED 30
Legend: = Unimplemented location, read as 0.
2017 Microchip Technology Inc. Preliminary DS40001919A-page 31
-
PIC18(L)F26/27/45/46/47/55/56/57K42
4.0 MEMORY ORGANIZATIONThere are three types of memory in PIC18 microcon-troller devices:
Program Flash Memory Data RAM Data EEPROM
As Harvard architecture devices, the data and programmemories use separate buses; this allows forconcurrent access of the two memory spaces. The dataEEPROM, for practical purposes, can be regarded asa peripheral device, since it is addressed and accessedthrough a set of control registers.
Additional detailed information on the operation of theProgram Flash Memory and Data EEPROM Memory isprovided in Section 13.0 Nonvolatile Memory(NVM) Control.
4.1 Program Flash Memory Organization
PIC18 microcontrollers implement a 21-bit programcounter, which is capable of addressing a 2 Mbyteprogram memory space. Accessing anyunimplemented memory will return all 0s (a NOPinstruction).
These devices contains the following:
PIC18(L)F45/55K42: 32 Kbytes of Flash memory, up to 16,384 single-word instructions
PIC18(L)F26/46/56K42: 64 Kbytes of Flash memory, up to 32,768 single-word instructions
PIC18(L)F27/47/57K42: 128 Kbytes of Flash memory, up to 65,536 single-word instructions
The Reset vector for the device is at address 000000h.PIC18(L)F26/27/45/46/47/55/56/57K42 devices fea-ture a vectored interrupt controller with a dedicatedinterrupt vector table in the program memory, see Sec-tion 9.0 Interrupt Controller.
4.2 Memory Access Partition (MAP)
Program Flash Memory is partitioned into: Application Block Boot Block, and Storage Area Flash (SAF) Block
4.2.1 APPLICATION BLOCK
Application block is where the users program residesby default. Default settings of the configuration bits(BBEN = 1 and SAFEN = 1) assign all memory in theProgram Flash Memory area to the Application Block.The WRTAPP Configuration bit is used to protect theApplication block.
4.2.2 BOOT BLOCK
Boot Block is an area in program memory that is idealfor storing bootloader code. Code placed in this areacan be executed by the CPU. The Boot Block can bewrite-protected, independent of the main applicationblock. The Boot Block is enabled by the BBEN bit andsize is based on the value of the BBSIZE bits ofConfiguration word (Register 5-7), see Table 5-1 forboot block sizes. The WRTB Configuration bit is usedto write-protect the Boot Block.
4.2.3 STORAGE AREA FLASH
Storage Area Flash (SAF) is the area in programmemory that can be used as data storage. SAF isenabled by the SAFEN bit of the Configuration word inRegister 5-7. If enabled, the code placed in this areacannot be executed by the CPU. The SAF block isplaced at the end of memory and spans 256 bytes.The WRTSAF Configuration bit is used to write-protectthe Storage Area Flash.
Note: For memory information on this family ofdevices, see Table 4-1 and Table 4-3.
Note: If write-protected locations are written to,memory is not changed and the WRERRbit defined in Register 13-1 is set.
2017 Microchip Technology Inc. Preliminary DS40001919A-page 32
-
PIC18(L)F26/27/45/46/47/55/56/57K42
TABLE 4-1: PROGRAM AND DATA EEPROM MEMORY MAP
PIC18(L)F45/55K42 PIC18(L)F26/46/56K42 PIC18(L)F27/47/57K42
PC PC PC
Note 1 Stack (31 levels) Stack (31 levels) Stack (31 levels) Note 1
00 0000h Reset Vector Reset Vector Reset Vector 00 0000h
00 0008h Interrupt Vector High(2) Interrupt Vector High(2) Interrupt Vector High(2) 00 0008h
00 0018h Interrupt Vector Low(2) Interrupt Vector Low(2) Interrupt Vector Low(2) 00 0018h00 001Ah
00 7FFFh
Program Flash Memory (16 KW)(3)
Program Flash Memory (32 KW)(3) Program Flash Memory (64
KW)(3)
00 001Ah00 7FFFh
00 8000h
00 FFFFh
Reserved(4)
00 8000h00 FFFFh
01 0000h
Reserved(4)
01 0000h01 FFFFh 01 FFFFh02 0000h1F FFFFh Reserved
(4) 02 0000h1F FFFFh
20 0000
20 000FhUser IDs (8 Words)(5)
20 0000h 20 000Fh
20 0010h
2F FFFFhReserved
20 0010h 2F FFFFh
30 0000h
30 0009hConfiguration Words (5 Words)(5)
30 0000h 30 0009h
30 000Ah
30 FFFFhReserved
30 000Ah 30 FFFFh
31 0000h
31 00FFhData EEPROM (256 Bytes)
Data EEPROM (1024Bytes)
31 0000h 31 00FFh
31 0100h
31 03FFhReserved
31 0100h 31 03FFh
31 0400h
3E FFFFhReserved
31 0400h 3E FFFFh
3F 0000h
3F 003FhDevice Information Area(5),(7)
3F 0000h 3F 003Fh
3F0040h
3F FEFFhReserved
3F0040h 3F FEFFh
3F FF00h
3F FF09hDevice Configuration Information (5 Words)(5),(6),(7)
3F FF00h 3F FF09h
3F FF0Ah
3F FFFBhReserved
3F FF0Ah 3F FFFBh
3F FFFCh
3F FFFDhRevision ID (1 Word)(5),(6),(7)
3F FFFCh 3F FFFDh
3F FFFEh
3F FFFFhDevice ID (1 Word)(5),(6),(7)
3F FFFEh 3F FFFFh
Note 1: The stack is a separate SRAM panel, apart from all user memory panels.2: 00 0008h location is used as the reset default for the IVTBASE register, the vector table can be relocated in the
memory by programming the IVTBASE register.3: Storage Area Flash is implemented as the last 128 Words of User Flash.4: The addresses do not roll over. The region is read as 0.5: Not code-protected.6: Hard-coded in silicon.7: This region cannot be written by the user and its not affected by a Bulk Erase.
2017 Microchip Technology Inc. Preliminary DS40001919A-page 33
-
PIC18(L)F26/27/45/46/47/55/56/57K42
TABLE 4-2: PROGRAM FLASH MEMORY PARTITION
Region AddressPartition(3)
BBEN = 1SAFEN = 1
BBEN = 1SAFEN = 0
BBEN = 0SAFEN = 1
BBEN = 0SAFEN = 0
Program Flash
Memory
00 0000h Last Boot Block Memory Address
APPLICATIONBLOCK
APPLICATIONBLOCK
BOOTBLOCK
BOOTBLOCK
Last Boot Block Memory Address(1) + 1 Last Program Memory Address(2) - 100h APPLICATION
BLOCK
APPLICATIONBLOCK
Last Program Memory Address(2) - FEh(4) Last Program Memory Address(2)
STORAGEAREAFLASH
STORAGEAREAFLASH
Note 1: Last Boot Block Memory Address is based on BBSIZE, see Table 5-1.2: For Last Program Memory Address, see Table 4-1.3: Refer to Register 5-7: Configuration Word 4L for BBEN and SAFEN definitions.4: Storage Area Flash is implemented as the last 128 Words of User Flash.
2017 Microchip Technology Inc. Preliminary DS40001919A-page 34
-
PIC18(L)F26/27/45/46/47/55/56/57K42
4.2.4 PROGRAM COUNTERThe Program Counter (PC) specifies the address of theinstruction to fetch for execution. The PC is 21-bit wideand is contained in three separate 8-bit registers. Thelow byte, known as the PCL register, is both readableand writable. The high byte, or PCH register, containsthe PC bits; it is not directly readable or writable.Updates to the PCH register are performed through thePCLATH register. The upper byte is called PCU. Thisregister contains the PC bits; it is also notdirectly readable or writable. Updates to the PCUregister are performed through the PCLATU register.
The contents of PCLATH and PCLATU are transferredto the program counter by any operation that writesPCL. Similarly, the upper two bytes of the programcounter are transferred to PCLATH and PCLATU byany operation that reads PCL. This is useful for com-puted offsets to the PC (see Section4.3.2.1 Computed GOTO).The PC addresses bytes in the program memory. Toprevent the PC from becoming misaligned with wordinstructions, the Least Significant bit of PCL is fixed toa value of 0. The PC increments by two to addresssequential instructions in the program memory.
The CALL, RCALL, GOTO and program branchinstructions write to the program counter directly. Forthese instructions, the contents of PCLATH andPCLATU are not transferred to the program counter.
4.2.5 RETURN ADDRESS STACKThe return address stack allows any combination of upto 31 program calls and interrupts to occur. The PC ispushed onto the stack when a CALL or RCALLinstruction is executed or an interrupt is acknowledged.The PC value is pulled off the stack on a RETURN,RETLW or a RETFIE instruction. PCLATU and PCLATHare not affected by any of the RETURN or CALLinstructions.
The stack operates as a 31-word by 21-bit RAM and a5-bit Stack Pointer. The stack space is not part of eitherprogram or data space. The Stack Pointer is readableand writable and the address on the top of the stack isreadable and writable through the Top-of-Stack (TOS)Special File Registers. Data can also be pushed to, orpopped from the stack, using these registers.
A CALL, CALLW or RCALL instruction causes a pushonto the stack; the Stack Pointer is first incrementedand the location pointed to by the Stack Pointer iswritten with the contents of the PC (already pointing tothe instruction following the CALL). A RETURN typeinstruction causes a pop from the stack; the contents ofthe location pointed to by the STKPTR are transferredto the PC and then the Stack Pointer is decremented.
The Stack Pointer is initialized to 00000 after allResets. There is no RAM associated with the locationcorresponding to a Stack Pointer value of 00000; thisis only a Reset value. Status bits in the PCON0 registerindicate if the stack has overflowed or underflowed.
4.2.5.1 Top-of-Stack AccessOnly the top of the return address stack (TOS) is readableand writable. A set of three registers, TOSU:TOSH:TOSL,holds the contents of the stack location pointed to by theSTKPTR register (Figure 4-1). This allows users toimplement a software stack, if necessary. After a CALL,RCALL or interrupt, the software can read the pushedvalue by reading the TOSU:TOSH:TOSL registers. Thesevalues can be placed on a user-defined software stack. Atreturn time, the software can return these values toTOSU:TOSH:TOSL and do a return.
The user must disable the Global Interrupt Enable (GIE)bits while accessing the stack to prevent inadvertentstack corruption.
2017 Microchip Technology Inc. Preliminary DS40001919A-page 35
-
PIC18(L)F26/27/45/46/47/55/56/57K42
FIGURE 4-1: RETURN ADDRESS STACK AND ASSOCIATED REGISTERS
4.2.5.2 Return Stack Pointer (STKPTR)The STKPTR register (Register 4-4) contains the StackPointer value. The STKOVF (Stack Overflow) Status bitand the STKUNF (Stack Underflow) Status bit can beaccessed using the PCON0 register. The value of theStack Pointer can be 0 through 31. On Reset, the StackPointer value will be zero. The user may read and writethe Stack Pointer value. This feature can be used by aReal-Time Operating System (RTOS) for stack mainte-nance. After the PC is pushed onto the stack 32 times(without popping any values off the stack), theSTKOVF bit is set. The STKOVF bit is cleared by soft-ware or by a POR. The action that takes place when thestack becomes full depends on the state of theSTVREN (Stack Overflow Reset Enable) Configurationbit. (Refer to Section 5.1 Configuration Words fora description of the device Configuration bits.)
If STVREN is set (default), a Reset will be generatedand a Stack Overflow will be indicated by the STKOVFbit when the 32nd push is initiated. This includes CALLand CALLW instructions, as well as stacking the returnaddress during an interrupt response. The STKOVF bitwill remain set and the Stack Pointer will be set to zero.
If STVREN is cleared, the STKOVF bit will be set on the32nd push and the Stack Pointer will remain at 31 butno Reset will occur. Any additional pushes willoverwrite the 31st push but the STKPTR will remain at31.
Setting STKOVF = 1 in software will change the bit, butwill not generate a Reset.
The STKUNF bit is set when a stack pop returns avalue of zero. The STKUNF bit is cleared by softwareor by POR. The action that takes place when the stackbecomes full depends on the state of the STVREN(Stack Overflow Reset Enable) Configuration bit.(Refer to Section 5.1 Configuration Words for adescription of the device Configuration bits).
If STVREN is set (default) and the stack has beenpopped enough times to unload the stack, the next popwill return a value of zero to the PC, it will set theSTKUNF bit and a Reset will be generated. Thiscondition can be generated by the RETURN, RETLW andRETFIE instructions.
When STVREN = 0, STKUNF will be set but no Resetwill occur.
4.2.5.3 PUSH and POP InstructionsSince the Top-of-Stack is readable and writable, theability to push values onto the stack and pull values offthe stack without disturbing normal program executionis a desirable feature. The PIC18 instruction setincludes two instructions, PUSH and POP, that permitthe TOS to be manipulated under software control.TOSU, TOSH and TOSL can be