![Page 1: 241-440 by W.S.@2009 241-440 Computer System Design Lecture 1 Wannarat Suntiamorntut wannarat@coe.psu.ac.th](https://reader036.vdocuments.site/reader036/viewer/2022062722/56649f2b5503460f94c46461/html5/thumbnails/1.jpg)
241-440 by W.S.@2009
241-440 Computer Syste
mDesign 1Lecture
Wannarat Suntiamorntut
![Page 2: 241-440 by W.S.@2009 241-440 Computer System Design Lecture 1 Wannarat Suntiamorntut wannarat@coe.psu.ac.th](https://reader036.vdocuments.site/reader036/viewer/2022062722/56649f2b5503460f94c46461/html5/thumbnails/2.jpg)
241-440 by W.S.@2009
OverviewComputer Organization & Design Both in Hardware/Software Interface Learning by Evolution Based on RISC processor (MIPS)
![Page 3: 241-440 by W.S.@2009 241-440 Computer System Design Lecture 1 Wannarat Suntiamorntut wannarat@coe.psu.ac.th](https://reader036.vdocuments.site/reader036/viewer/2022062722/56649f2b5503460f94c46461/html5/thumbnails/3.jpg)
241-440 by W.S.@2009
Course Structure Lectures
* 1-wk, Introduction Technology
* 3-wk, The role of Performance and ISA
* 2-wk, Arithmetic for computer
* 5-wk, Processor Design
* 2-wk, Pipeline
* 2-wk, Memory
* 2-wk, Interfacing and peripheral
![Page 4: 241-440 by W.S.@2009 241-440 Computer System Design Lecture 1 Wannarat Suntiamorntut wannarat@coe.psu.ac.th](https://reader036.vdocuments.site/reader036/viewer/2022062722/56649f2b5503460f94c46461/html5/thumbnails/4.jpg)
241-440 by W.S.@2009
Course Administration Instructor : Wannarat Suntiamorntut Office hours : Mon. - Fri. 09:00 - 16:30 Material : http://lms.psu.ac.th
Text : Computer Organization & Design :
Hardware/Software Interface.
2nd Edition : Petterson and Hennessy
![Page 5: 241-440 by W.S.@2009 241-440 Computer System Design Lecture 1 Wannarat Suntiamorntut wannarat@coe.psu.ac.th](https://reader036.vdocuments.site/reader036/viewer/2022062722/56649f2b5503460f94c46461/html5/thumbnails/5.jpg)
241-440 by W.S.@2009
Grading Assignment 30 %
Simple processor Design based on MIPs Midterm 30 % Final 30 % Class attendant 10%
![Page 6: 241-440 by W.S.@2009 241-440 Computer System Design Lecture 1 Wannarat Suntiamorntut wannarat@coe.psu.ac.th](https://reader036.vdocuments.site/reader036/viewer/2022062722/56649f2b5503460f94c46461/html5/thumbnails/6.jpg)
241-440 by W.S.@2009
Course Problem You are late assignment. You Do not understand and Do not find out the
answers. Realize that you are a STUDENT, find out the i
nformation and knowledge. Plan and management your time carefully.
![Page 7: 241-440 by W.S.@2009 241-440 Computer System Design Lecture 1 Wannarat Suntiamorntut wannarat@coe.psu.ac.th](https://reader036.vdocuments.site/reader036/viewer/2022062722/56649f2b5503460f94c46461/html5/thumbnails/7.jpg)
241-440 by W.S.@2009
Acknowledgement Petterson and Hennessy , Computer Or
ganization and Design : Hardware/S oftware Interface.
Slide Material from Morgan KaufmannPublisher.
Prof. Bob Broderson , Berkeley U. Prof. V. Heuring, and H. Jordan Prof. Arvind, & Krste Asanovic, MIT
![Page 8: 241-440 by W.S.@2009 241-440 Computer System Design Lecture 1 Wannarat Suntiamorntut wannarat@coe.psu.ac.th](https://reader036.vdocuments.site/reader036/viewer/2022062722/56649f2b5503460f94c46461/html5/thumbnails/8.jpg)
241-440 by W.S.@2009
Level of Representationtemp = v[k];v[k] = v[k+1];v[k+1] = temp;
lw $15, 0($2)lw $16, 4($2)sw $16, 0($2)sw $15, 4($2)
Assembler
0000 0000 1010 0001 0000 0000 0001 10000000 0000 1000 1110 0001 1000 0010 00011000 1100 0110 0010 0000 0000 0000 0000...
Compiler
![Page 9: 241-440 by W.S.@2009 241-440 Computer System Design Lecture 1 Wannarat Suntiamorntut wannarat@coe.psu.ac.th](https://reader036.vdocuments.site/reader036/viewer/2022062722/56649f2b5503460f94c46461/html5/thumbnails/9.jpg)
241-440 by W.S.@2009
Hardware / Software
SoftwareSoftware
HardwareHardware Instruction Set
![Page 10: 241-440 by W.S.@2009 241-440 Computer System Design Lecture 1 Wannarat Suntiamorntut wannarat@coe.psu.ac.th](https://reader036.vdocuments.site/reader036/viewer/2022062722/56649f2b5503460f94c46461/html5/thumbnails/10.jpg)
241-440 by W.S.@2009
Example ISA Digital Alpha 1 3(V ,V ) -199297
-HP PA RISC 11 20(V . ,V . )-198696
Sun Sparc ( 8, 9)V V -198795
SGI MIPS (MIPS I,II,III -198696
IV,V)Intel 8086286( , ,
-197896
386486, ,Pentium…)
![Page 11: 241-440 by W.S.@2009 241-440 Computer System Design Lecture 1 Wannarat Suntiamorntut wannarat@coe.psu.ac.th](https://reader036.vdocuments.site/reader036/viewer/2022062722/56649f2b5503460f94c46461/html5/thumbnails/11.jpg)
241-440 by W.S.@2009
MIP R4000 ISA * Load/Store * Computation * Jump/Branch * Floating point * Memory management * Special
- 0 31R R
PCHILO
- 32All bit wide
![Page 12: 241-440 by W.S.@2009 241-440 Computer System Design Lecture 1 Wannarat Suntiamorntut wannarat@coe.psu.ac.th](https://reader036.vdocuments.site/reader036/viewer/2022062722/56649f2b5503460f94c46461/html5/thumbnails/12.jpg)
241-440 by W.S.@2009
MIP R4400 Organization
Source : MIP R4000 Microprocessor User’s manual, 2nd edition.
![Page 13: 241-440 by W.S.@2009 241-440 Computer System Design Lecture 1 Wannarat Suntiamorntut wannarat@coe.psu.ac.th](https://reader036.vdocuments.site/reader036/viewer/2022062722/56649f2b5503460f94c46461/html5/thumbnails/13.jpg)
241-440 by W.S.@2009
Computer Architecture
ISA | I/O system Datapath & Control Digital Design Circuit Design
Layout
Application OS
Compiler Firmware
Instruction Set Architecture
![Page 14: 241-440 by W.S.@2009 241-440 Computer System Design Lecture 1 Wannarat Suntiamorntut wannarat@coe.psu.ac.th](https://reader036.vdocuments.site/reader036/viewer/2022062722/56649f2b5503460f94c46461/html5/thumbnails/14.jpg)
241-440 by W.S.@2009
Computer Architecture
ComputerArchitecture
TTTTTTTTTT T TTTTTT T TTT TTTTTTTT
T TTTTTTTTTT
OS Constraints e.g. cost, TTTTTT
![Page 15: 241-440 by W.S.@2009 241-440 Computer System Design Lecture 1 Wannarat Suntiamorntut wannarat@coe.psu.ac.th](https://reader036.vdocuments.site/reader036/viewer/2022062722/56649f2b5503460f94c46461/html5/thumbnails/15.jpg)
241-440 by W.S.@2009
Technology ChangingProcessor
- 30Capacity about % per year- 20Clock rate about % per year
Memory- TTT TTT TTTT60%- 10Speed about % per year- 25Cost per bit about % per year
Disk- 60Capacity about % per year
![Page 16: 241-440 by W.S.@2009 241-440 Computer System Design Lecture 1 Wannarat Suntiamorntut wannarat@coe.psu.ac.th](https://reader036.vdocuments.site/reader036/viewer/2022062722/56649f2b5503460f94c46461/html5/thumbnails/16.jpg)
241-440 by W.S.@2009
Technology
![Page 17: 241-440 by W.S.@2009 241-440 Computer System Design Lecture 1 Wannarat Suntiamorntut wannarat@coe.psu.ac.th](https://reader036.vdocuments.site/reader036/viewer/2022062722/56649f2b5503460f94c46461/html5/thumbnails/17.jpg)
241-440 by W.S.@2009
DRAM TechnologyYear Size1980 64 Kb1983 256 Kb1986 1 Mb1989 4 Mb1992 16 Mb1994 64 Mb1999 256 Mb2002 1 Gb
![Page 18: 241-440 by W.S.@2009 241-440 Computer System Design Lecture 1 Wannarat Suntiamorntut wannarat@coe.psu.ac.th](https://reader036.vdocuments.site/reader036/viewer/2022062722/56649f2b5503460f94c46461/html5/thumbnails/18.jpg)
241-440 by W.S.@2009
Processor Performance
![Page 19: 241-440 by W.S.@2009 241-440 Computer System Design Lecture 1 Wannarat Suntiamorntut wannarat@coe.psu.ac.th](https://reader036.vdocuments.site/reader036/viewer/2022062722/56649f2b5503460f94c46461/html5/thumbnails/19.jpg)
241-440 by W.S.@2009
DSP Processor Improvement
![Page 20: 241-440 by W.S.@2009 241-440 Computer System Design Lecture 1 Wannarat Suntiamorntut wannarat@coe.psu.ac.th](https://reader036.vdocuments.site/reader036/viewer/2022062722/56649f2b5503460f94c46461/html5/thumbnails/20.jpg)
241-440 by W.S.@2009
Course Content Computer Architecture and Engineeri
ng- TTTTTTTTTTT TTT TTTTTT- Computer Org.- Interface - TT TTTTTTTTT- Compiler/System View - TTTTT TTTTTTTTTT
TTTT- BuildingArchitect - Construction
TTTTTTTT
![Page 21: 241-440 by W.S.@2009 241-440 Computer System Design Lecture 1 Wannarat Suntiamorntut wannarat@coe.psu.ac.th](https://reader036.vdocuments.site/reader036/viewer/2022062722/56649f2b5503460f94c46461/html5/thumbnails/21.jpg)
241-440 by W.S.@2009
Summary Knowledge
Computer consist of five components- - -Processor : [1] Datapath, [2] Control- -[3] Memory- - - 4 5[ ] Input devices, [ ] Output devices
Memory Cache : Fast, Expensive
Main Memory : less expensive
![Page 22: 241-440 by W.S.@2009 241-440 Computer System Design Lecture 1 Wannarat Suntiamorntut wannarat@coe.psu.ac.th](https://reader036.vdocuments.site/reader036/viewer/2022062722/56649f2b5503460f94c46461/html5/thumbnails/22.jpg)
241-440 by W.S.@2009
Summary Interface: problem between Compute
r and Outside world. Design : Performance, Power, Area an
d Cost
![Page 23: 241-440 by W.S.@2009 241-440 Computer System Design Lecture 1 Wannarat Suntiamorntut wannarat@coe.psu.ac.th](https://reader036.vdocuments.site/reader036/viewer/2022062722/56649f2b5503460f94c46461/html5/thumbnails/23.jpg)
241-440 by W.S.@2009
Break 5 Minutes Questions & Answers
![Page 24: 241-440 by W.S.@2009 241-440 Computer System Design Lecture 1 Wannarat Suntiamorntut wannarat@coe.psu.ac.th](https://reader036.vdocuments.site/reader036/viewer/2022062722/56649f2b5503460f94c46461/html5/thumbnails/24.jpg)
241-440 by W.S.@2009
Next to
Lecture 2 : Role of Performance & Instruction Set Architecture (ISA)