![Page 1: 10/10/20151 DIF – Digital Imaging Fast Ali Nuhi and Everett Salley EEL4924 Senior Design Date: 02 March 2011](https://reader035.vdocuments.site/reader035/viewer/2022062517/56649ea75503460f94baaab4/html5/thumbnails/1.jpg)
04/19/23 1
DIF – Digital Imaging Fast
Ali Nuhi and Everett Salley
EEL4924 Senior Design
Date: 02 March 2011
![Page 2: 10/10/20151 DIF – Digital Imaging Fast Ali Nuhi and Everett Salley EEL4924 Senior Design Date: 02 March 2011](https://reader035.vdocuments.site/reader035/viewer/2022062517/56649ea75503460f94baaab4/html5/thumbnails/2.jpg)
Project Description
• Image Processing using an FPGA– Implementing edge detection algorithms in
hardware– Actual application for all the theory learned in
Signal Processing Courses– Would need a high speed DSP to achieve the
same effect
• User defined outputs– Direct video, Edges, possibly posterization
04/19/23 2
![Page 3: 10/10/20151 DIF – Digital Imaging Fast Ali Nuhi and Everett Salley EEL4924 Senior Design Date: 02 March 2011](https://reader035.vdocuments.site/reader035/viewer/2022062517/56649ea75503460f94baaab4/html5/thumbnails/3.jpg)
System Overview
04/19/23 3
![Page 4: 10/10/20151 DIF – Digital Imaging Fast Ali Nuhi and Everett Salley EEL4924 Senior Design Date: 02 March 2011](https://reader035.vdocuments.site/reader035/viewer/2022062517/56649ea75503460f94baaab4/html5/thumbnails/4.jpg)
LCD Screen
• LQ043T3DX02 – PSP Screen
• 24bit data signals (8bit*RGB)
• 9MHz clock
• 480x272x3
• Cheap, well documented
04/19/23 4
![Page 5: 10/10/20151 DIF – Digital Imaging Fast Ali Nuhi and Everett Salley EEL4924 Senior Design Date: 02 March 2011](https://reader035.vdocuments.site/reader035/viewer/2022062517/56649ea75503460f94baaab4/html5/thumbnails/5.jpg)
Camera
• TCM8230MD – CMOS Color Camera– Meets VGA format requirments
• Camera module will be responsible for providing RGB pixel data– 25Mhz clock, 30fps max– Outputs RGB 5:6:5– 8bits at a time
04/19/23 5
![Page 6: 10/10/20151 DIF – Digital Imaging Fast Ali Nuhi and Everett Salley EEL4924 Senior Design Date: 02 March 2011](https://reader035.vdocuments.site/reader035/viewer/2022062517/56649ea75503460f94baaab4/html5/thumbnails/6.jpg)
FPGA
• EP3C16E144C8N – 144PIN EQFP
• 84 I/O Pins (also a 160 I/O version)
• 15,408 Logic Elements
• 516,096 RAM Bits
• 112 9bit multipliers
• Crossing Clock Domains– Camera, LCD, Memory
04/19/23 6
![Page 7: 10/10/20151 DIF – Digital Imaging Fast Ali Nuhi and Everett Salley EEL4924 Senior Design Date: 02 March 2011](https://reader035.vdocuments.site/reader035/viewer/2022062517/56649ea75503460f94baaab4/html5/thumbnails/7.jpg)
2D Convolution
Data
04/19/23 7
Kernel Result
• Common operation in many 2D filters
![Page 8: 10/10/20151 DIF – Digital Imaging Fast Ali Nuhi and Everett Salley EEL4924 Senior Design Date: 02 March 2011](https://reader035.vdocuments.site/reader035/viewer/2022062517/56649ea75503460f94baaab4/html5/thumbnails/8.jpg)
Convolution in hardware
• You don’t need to know the entire image, only the local pixels
• For a 3x3 kernal, the result of 2D convolution is the sum of 9 multiplies.
• Ex) Sobel Edge detection requires two 3x3 convolutions (as well as a few other operations)
04/19/23 8
![Page 9: 10/10/20151 DIF – Digital Imaging Fast Ali Nuhi and Everett Salley EEL4924 Senior Design Date: 02 March 2011](https://reader035.vdocuments.site/reader035/viewer/2022062517/56649ea75503460f94baaab4/html5/thumbnails/9.jpg)
Preliminary Datapath
04/19/23 9