![Page 1: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/1.jpg)
1
Specifications Functionality: AND, OR , XOR, ADD
Maximum propagation delay : 2nsPower budget: 30mWArea: 200 µm ×400µm
Prepared by: Christie Ma, Manjul Mishra, Ka Yung
Presented to : Dr. David Parent
Date: 7th May, 2003
4-Bit ALU4-Bit ALU
![Page 2: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/2.jpg)
2
HighlightsHighlights
• Introduction- How does the circuit work
• Approach for the design
• Individual blocks – AND gate, OR gate, XOR gate, Full Adder, and 4-to-1 MUX
• Wiring of 1-bit and 4-bit ALU
• Verification of functionality – test vectors
• Post extracted simulation with propagation delay
• Power consumption
• Conclusions
![Page 3: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/3.jpg)
3
Circuit FunctionalityCircuit Functionality
A0B0
4:1MUX
F0
Cout0
S1S0
ADD
A0B0
A0B0
A0B0C0
Control signal S1 S0
Operation
0 0 A and B
0 1 A or B
1 0 A xor B
1 1 A add BBlock diagram for 1-bit ALU
![Page 4: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/4.jpg)
4
Block Diagram for 4-Bit ALUBlock Diagram for 4-Bit ALU
1-bit ALU
1-bit ALU
1-bit ALU
1-bit ALU
A0B0C0
A1B1
A2B2
A3B3
F0
F1
F2
F3
Cout0
Cout1
Cout2
S1 S0
Cout3
![Page 5: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/5.jpg)
5
Design FlowDesign Flow
Calculate Wn Wp for each block
Run Spice simulation to fix Wn, Wp
Draw schematic for each block
Layout for small blocks
Run DRC, LVS, extracted simulation for small blocks
Route small blocks together to form 1-bit ALU
Route four 1-bit ALUs to form a 4-bit ALU
Run DRC, LVS, extracted simulation for 4-bit ALU
Verify functionality
Measure delay time
Measure power usedSketch schematic according to Boolean Algebra
Find Euler Path
Draw stick diagram
Run DRC, LVS, extracted simulation for 1-bit ALU
![Page 6: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/6.jpg)
6
AND2 schematicAND2 schematic
Wp=5.4 m
Wn=15.15 m
![Page 7: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/7.jpg)
7
AND2 Layout & LVS ReportAND2 Layout & LVS Report
![Page 8: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/8.jpg)
8
OR2 SchematicOR2 Schematic
Wp=8.4m
Wp=5.85 m
Wn=10.2 m Wn=14.25 m
![Page 9: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/9.jpg)
9
OR2 Layout & LVS ReportOR2 Layout & LVS Report
![Page 10: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/10.jpg)
10
XOR2 SchematicXOR2 Schematic
Y = A xor B = AB’ + A’B
= (AB + A’B’)’ AOI21 = (AB + C)’if C = A’B’
C = (A+B)’ C = A nor B
Therefore, using one AOI21 and one NOR gate, we can implement XOR gate without using any INV.
Wp=15.9m
Wn=23.4m
![Page 11: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/11.jpg)
11
XOR2 Layout & LVS
![Page 12: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/12.jpg)
12
Full Adder Schematic
Wp=6.15mWn=3.6mCout=AB+ACin+ BCin = AB+Cin(A+B)
Sum= ABCin + (A+B+Cin)Cout’
![Page 13: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/13.jpg)
13
Full Adder Layout
![Page 14: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/14.jpg)
14
Full Adder LVS Report
![Page 15: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/15.jpg)
15
4-to-1 MUX schematic
F0= S0’(S1’Y00+S1Y10)+S0(S1’Y01+S1Y11)
2-to-1 MUX 2-to-1 MUX
2-to-1 MUX
Wp=9.9 m
Wn=6.45 m
Therefore, we need three 2-to-1MUXsto build a 4-to-1 MUX
F0= S1’ S0’Y00+ S1’S0Y01 +S1S0’Y10+S1S0Y11
2-to-1 MUX schematic
![Page 16: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/16.jpg)
16
4-to-1 MUX schematic (cont.)
![Page 17: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/17.jpg)
17
4-to-1 MUX Layout
One 2-to-1 MUX Three 2-to-1 MUXs to form a 4-to-1MUX
3
![Page 18: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/18.jpg)
18
4-to-1 MUX LVS Report
![Page 19: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/19.jpg)
19
1-bit ALU schematic
![Page 20: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/20.jpg)
20
1-bit ALU Layout
AND
XOR
OR
ADDER4-to-1 MUX
![Page 21: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/21.jpg)
21
1-bit ALU LVS Report
![Page 22: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/22.jpg)
22
4-bit ALU Schematic
![Page 23: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/23.jpg)
23
4-bit ALU LayoutArea = 197m 347.4 m
![Page 24: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/24.jpg)
24
4-bit ALU LVS Report
![Page 25: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/25.jpg)
25
Test VectorsTest Vectors
• Walking ones for inputs on all operations (1-8)• Testing for Cout and Cin (9, 10)
![Page 26: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/26.jpg)
26
Simulation ResultsSimulation ResultsA3 = 1, Ax = 0, Bx = 0
![Page 27: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/27.jpg)
27
Simulation ResultsSimulation Results
A2 = 1, Ax = 0, Bx = 0
![Page 28: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/28.jpg)
28
Simulation ResultsSimulation ResultsA1 = 1, Ax = 0, Bx = 0
![Page 29: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/29.jpg)
29
Simulation ResultsSimulation Results
A0 = 1, Ax = 0, Bx = 0
![Page 30: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/30.jpg)
30
Simulation ResultsSimulation ResultsB3 = 1, Ax = 0, Bx = 0
![Page 31: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/31.jpg)
31
Simulation ResultsSimulation ResultsB2 = 1, Ax = 0, Bx = 0
![Page 32: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/32.jpg)
32
Simulation ResultsSimulation ResultsB1 = 1, Ax = 0, Bx = 0
![Page 33: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/33.jpg)
33
Simulation ResultsSimulation Results
B0 = 1, Ax = 0, Bx = 0
![Page 34: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/34.jpg)
34
Simulation Results (Cout)Simulation Results (Cout)A3 = 1, B3 = 1
![Page 35: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/35.jpg)
35
Simulation Results (Cin)Simulation Results (Cin)C0 = 1, A0 =1, B0 =1
![Page 36: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/36.jpg)
36
Propagation Delay for AND gatePropagation Delay for AND gate
274.1ps
![Page 37: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/37.jpg)
37
Propagation Delay for OR gatePropagation Delay for OR gate
237.9 ps
![Page 38: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/38.jpg)
38
Propagation Delay for XOR gatePropagation Delay for XOR gate
226.7ps
![Page 39: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/39.jpg)
39
Propagation Delay for Full AdderPropagation Delay for Full Adder
495.5 ps
![Page 40: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/40.jpg)
40
Propagation Delay for 4-to-1 MUXPropagation Delay for 4-to-1 MUX
330.4 ps
![Page 41: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/41.jpg)
41
Propagation Delay For 4-bit ALU Propagation Delay For 4-bit ALU (when S1=S0=0 (when S1=S0=0 AND Operation)AND Operation)
t F2 = 705.9ps t F3 = 698.2ps
![Page 42: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/42.jpg)
42
Propagation delay For 4-bit ALUPropagation delay For 4-bit ALU ( when S1=0, S0=1 OR Operation)( when S1=0, S0=1 OR Operation)
t F2 = 693.8 ps t F3 = 673.2 ps
![Page 43: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/43.jpg)
43
Propagation Delay for 4-bit ALUPropagation Delay for 4-bit ALU(when S1=1, S0=0 XOR Operation)(when S1=1, S0=0 XOR Operation)
t F2 = 661.2 ps t F3 = 678.7 ps
![Page 44: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/44.jpg)
44
Propagation Delay for 4-bit ALU Propagation Delay for 4-bit ALU (when S1=S0=1 Add Operation)(when S1=S0=1 Add Operation)
t F0 = 987.9 pst F1 = 1.383 ns
![Page 45: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/45.jpg)
45
Propagation Delay for 4-bit ALU Propagation Delay for 4-bit ALU (when S1=S0=1 Add Operation)(when S1=S0=1 Add Operation)
t F2= 1.484 ns t F3 = 1.949 ns
![Page 46: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/46.jpg)
46
Propagation Delay for 4-bit ALU Propagation Delay for 4-bit ALU (when S1=S0=1 Add Operation)(when S1=S0=1 Add Operation)
t Cout3 = 1.339 ns
![Page 47: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/47.jpg)
47
Power Simulation for 4-bit ALU Power Simulation for 4-bit ALU (when S1=S0=0 AND Operation)(when S1=S0=0 AND Operation)
Power = 26.8 mW
![Page 48: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/48.jpg)
48
Power Simulation For 4-bit ALUPower Simulation For 4-bit ALU ( when S1=0, S0=1 OR Operation)( when S1=0, S0=1 OR Operation)
Power = 26.69 mW
![Page 49: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/49.jpg)
49
Power Simulation for 4-bit ALUPower Simulation for 4-bit ALU(when S1=1, S0=0 XOR Operation)(when S1=1, S0=0 XOR Operation)
Power =21.38mW
![Page 50: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/50.jpg)
50
Power Simulation for 4-bit ALU Power Simulation for 4-bit ALU (when S1=S0=1 Add Operation)(when S1=S0=1 Add Operation)
Power =23.35mW
![Page 51: 1 Specifications Functionality: AND, OR, XOR, ADD Maximum propagation delay : 2ns Power budget: 30mW Area: 200 µm ×400µm Prepared by: Christie Ma, Manjul](https://reader030.vdocuments.site/reader030/viewer/2022032701/56649c7b5503460f9492f033/html5/thumbnails/51.jpg)
51
ConclusionsConclusions
• We meet the specifications!
Specifications Our circuit
Largest Propagation delay
2.0 ns 1.95ns
Maximum Power 30 mW 26.8 mW
Area 200 µm ×400µm 197 µm ×347.4µm