digital i cs
DESCRIPTION
TRANSCRIPT
1
1960’s Integrated circuits (Ics) –invention IC -- multiple diodes, transistors, and other components fabricated on a single chip Logic family --- collection of different Integrated chips that have similar input, output, and internal circuit characteristics that perform different logic functionsChips from same logic family can be interconnected to perform logic functionChips from different logic families may not be compatible
Digital ICs
2
Speed Power consumption cost
MOS --- 10 years before the BJT invention principles of MOS are patented
lagged BJT in speed but lower power consumption and higher level of integration
mid-1980s Complementary MOS Higher speedlow power consumption
3
4
Small to medium scale integration ------TTL was the choice
TTL was largely replaced by CMOS in 1990s
5
Digital ICsBipolar Logic ---- Diodes and transistorsDiode logic (DL) ---- Diodes and resistors – to perform logic operations Transistor-transistor logic (TTL) --- transistors both to perform logic functions and to boost output drive capability.Emitter-Coupled logic ---transistors as current switches to achieve very high speedBiCMOS logic - bipolar and MOS transistors- input and logic circuits are CMOS for low power consumption, outputs use bipolar transistors to achieve higher driving capability
6
CMOS logic ------ logic circuit operates on 5 V power supply
7
Various Series within CMOS family
8
TTL Logic
9
Various Series within TTL family
10
DIODE Logic
11
12
Diode AND gate
13
14
15
16
Bipolar Junction Transistors
17
18
Mode EBJ CBJ
Active Forward ReverseCutoff Reverse ReverseSaturation Forward Forward
19
20
21
22
23
Storage time --- Propagation delay
24
The propagation delay of a signal path is the amount of time it takes for a change in the input signal to produce a change in the output signal.
25
26
Setup time is the minimum time interval for which the input signal must be stable prior to the sampling event of the clock for the input signal to be recognized correctly hold time is the minimum time interval for which the input signal must be stable following the sampling event of the clock for the input signal to be recognized correctly
27
28
Transistor-transistor logic
Multiple-emitter transistor
29
DTL Gates