cs8422 - cirrus logic · cs8422 the cs8422 is a digital audio interface receiver that decodes audio...

CS8422 The CS8422 is a digital audio interface receiver that decodes audio data according to the EIAJ CP1201, IEC-60958, AES3 and S/PDIF standards integrated with a 24-bit, high performance, asynchronous sample-rate converter. This integrated feature set removes the requirement for system platforms to vary system clocking when integrating asynchronous digital interfaces such as S/PDIF. System integrators can now maintain a constant-frequency, high-quality system clock and provide a digital interface to external devices operating at various asynchronous samples rates from 32 kHz to 211 kHz. Audio data is input through the digital interface receiver or a 3-wire serial audio input port. Audio is output through one of two 3-wire serial audio output ports. Serial audio data outputs can be set to 24-, 20-, 18-, or 16-bit word-lengths. Data into the digital interface receiver and serial audio input port can be up to 24 bits long. Input and output data can be completely asynchronous, synchronous to an external clock through XTI, or synchronous to the recovered master clock. The CS8422 can be controlled through the control port in software mode or in a stand-alone hardware mode. In software mode, the user can control the device through an SPI™ or I²C ® control port. Target applications include: DTVs, digital recording systems, audio video receivers and home theaters in a box, automotive applications such as amplifiers, radio head units, or telematics systems, professional audio systems such as mixing consoles or digital effects processors and computers. New Digital Audio Receiver with Sample-Rate Converter Preserves Audio Quality, Blu-ray ® Disc Ready DigitAl AuDio iNteRfACe ReCeiveR • Complete EIAJ CP1201, IEC-60958, AES3, S/PDIF compatible receiver • 28 kHz to 216 kHz sample-rate range • 2:1 differential AES3 or 4:1 S/PDIF inputs • De-emphasis filtering for 32 kHz, 44.1 kHz, and 48 kHz • Recovered master clock output: 64/96/128/192/256/384/ 512/768/1024xFs • Ultra-low jitter clock recovery • High input jitter tolerance • No external PLL filter components required • Selectable and automatic clock switching • AES3 direct output and AES3 TX pass-through • On-chip channel status data buffering • Automatic detection of compressed audio streams • Decodes CD Q sub-code SAmPle-RAte CoNveRteR • 140 dB dynamic range • -120 dB THD+N • No external master clock required • Support sample rates up to 211 kHz • Sample-rate ratios from 6:1 to 1:6 • 16, 18, 20, or 24-bit data I/O • Dither automatically applied and scaled to output resolution • Multiple part outputs are phase matched SyStem feAtuReS • SPI™ or I 2 C ® software mode and stand-alone hardware mode • Flexible 3-wire digital serial audio input port supporting left justified, right justified, and I 2 S • Dual serial audio output ports with independently selectable data paths • Master or slave mode operation for all serial audio ports • Time Division Multiplexing (TDM) mode • Integrated oscillator for use with external crystal • Four general-purpose output pins • 1.8 V to 5.0 V digital interface • Space-saving 32-pin QFN package CS8422 Features Cirrus Logic, Inc. · 2901 Via Fortuna · Austin TX 78746 USA · T 512-851-4000 · T 800-888-5016 · F 512-851-4977 Product Bulletin 0202-0708-PB © 2008 Cirrus Logic, Inc. All rights reserved. Product information is subject to change without notice. Cirrus Logic, Cirrus and the Cirrus Logic logo designs are trademarks of Cirrus Logic, Inc. Other brand and product names may be trademarks or service marks of their respective owners. www.cirrus.com 3.3 mm CS8422 32-pin QFN dimensions 3.3 mm

Upload: others

Post on 09-May-2020

11 views

Category:

Documents

0 download

Report

Download

Embed Size (px):

TRANSCRIPT

CS8422

The CS8422 is a digital audio interface receiver that decodes audio data according to the EIAJ CP1201, IEC-60958, AES3 and S/PDIF standards integrated with a 24-bit, high performance, asynchronous sample-rate converter. This integrated feature set removes the requirement for system platforms to vary system clocking when integrating asynchronous digital interfaces such as S/PDIF. System integrators can now maintain a constant-frequency, high-quality system clock and provide a digital interface to external devices operating at various asynchronous samples rates from 32 kHz to 211 kHz.

Audio data is input through the digital interface receiver or a 3-wire serial audio input port. Audio is output through one of two 3-wire serial audio output ports. Serial audio data outputs can be set to 24-, 20-, 18-, or 16-bit word-lengths. Data into the digital interface receiver and serial audio input port can be up to 24 bits long. Input and output data can be completely asynchronous, synchronous to an external clock through XTI, or synchronous to the recovered master clock.

The CS8422 can be controlled through the control port in software mode or in a stand-alone hardware mode. In software mode, the user can control the device through an SPI™ or I²C® control port.

Target applications include: DTVs, digital recording systems, audio video receivers and home theaters in a box, automotive applications such as amplifiers, radio head units, or telematics systems, professional audio systems such as mixing consoles or digital effects processors and computers.

New Digital Audio Receiver with Sample-Rate ConverterPreserves Audio Quality, Blu-ray® Disc Ready

DigitAl AuDio iNteRfACe ReCeiveR• CompleteEIAJCP1201,

IEC-60958,AES3,S/PDIF compatiblereceiver

• 28kHzto216kHzsample-raterange

• 2:1differentialAES3or4:1S/PDIFinputs

• De-emphasisfilteringfor32kHz,44.1kHz,and48kHz

• Recoveredmasterclockoutput:64/96/128/192/256/384/512/768/1024xFs

• Ultra-lowjitterclockrecovery• Highinputjittertolerance• NoexternalPLLfilter

componentsrequired• Selectableandautomatic

clockswitching• AES3directoutputand

AES3TXpass-through• On-chipchannelstatus

databuffering• Automaticdetectionof

compressedaudiostreams• DecodesCDQsub-code

SAmPle-RAte CoNveRteR• 140dBdynamicrange• -120dBTHD+N• Noexternalmasterclockrequired• Supportsampleratesup

to211kHz• Sample-rateratios

from6:1to1:6• 16,18,20,or24-bitdataI/O• Ditherautomaticallyapplied

andscaledtooutputresolution• Multiplepartoutputsare

phasematched

SyStem feAtuReS• SPI™orI2C®softwaremodeand

stand-alonehardwaremode• Flexible3-wiredigitalserial

audioinputportsupportingleftjustified,rightjustified,andI2S

• Dualserialaudiooutputportswithindependentlyselectabledatapaths

• Masterorslavemodeoperationforallserialaudioports

• TimeDivisionMultiplexing(TDM)mode

• Integratedoscillatorforusewithexternalcrystal

• Fourgeneral-purposeoutputpins• 1.8Vto5.0Vdigitalinterface• Space-saving32-pinQFNpackage

CS8422Features

Cir rus Log ic , Inc . · 2901 V ia For tuna · Aus t in TX 78746 USA · T 512-851-4000 · T 800-888-5016 · F 512-851-4977Product Bulletin 0202-0708-PB © 2008 Cirrus Logic, Inc. All rights reserved. Product information is subject to change without notice. Cirrus Logic, Cirrus and the Cirrus Logic logo designs are trademarks of Cirrus Logic, Inc. Other brand and product names may be trademarks or service marks of their respective owners.

www.cirrus.com

3.3 mm

CS8422 32-pin QFN dimensions

3.3 mm

IMPLEMENTASI SUPPLY CHAIN MANAGEMENT (SCM) PADA …eprints.ums.ac.id/60958/12/NASKAH PUBLIKASI_Rio_libraryums.pdf · jabarkan hasil penelitian dan pembahasan untuk membuktikan hipotesis

EIAJ ED 4702꞉1992 (EN) ᴾᴼᴼᴮᴸᴵᶜᴽ

Capital Structure, Investment, and Fire Saleseprints.lse.ac.uk/60958/1/dp-23.pdf · 2015-02-16 · obtain a determinate capital structure, subsequent authors appealed to market frictions,

ANALISIS PRIORITAS KEBIJAKAN PENANGANAN …eprints.undip.ac.id/60958/1/06_PUTERA.pdf · iv PERNYATAAN ORISINALITAS SKRIPSI Yang bertanda tangan di bawah ini saya, Wisnu Mahardhika

R. Hansel· J. Holzi (Hrsg.) Lehrbuch der pharmazeutischen ...978-3-642-60958-9/1.pdf · Dr. rer. nat. RudolfHiinsel Universitlitsprofessor, emeritiert, friiher Institut fUr Pharmakognosie

EIAJ EDR-7316A - JEITA 電子情報技術産業協会 · 2010. 3. 15. · EIAJ EDR-7316A Notes: (1) Indicates seating plane.Seating plane is defined by the plane that the carrier

JEITA/ECALGA標準・ EIAJ-EDI標準出版物及び関連 …ec.jeita.or.jp/download/ecalga_list002-01.pdfJEITA/ECALGA標準・ EIAJ-EDI標準出版物及び関連資料一覧表

Audio (teknik audio visual)