commercial fpgas: altera stratix family dr. philip brisk department of computer science and...
TRANSCRIPT
![Page 1: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/1.jpg)
Commercial FPGAs: Altera Stratix Family
Dr. Philip BriskDepartment of Computer Science and Engineering
University of California, Riverside
CS 223
![Page 2: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/2.jpg)
Notes on These Slides
• Altera has disclosed the details of their devices both in online documentation and academic papers
• The academic papers evaluate different design decisions and tradeoffs; the experiments are a bit too specialized for this course. – Please do not overly emphasize the
experimentation in your studies
![Page 3: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/3.jpg)
The Stratix TM Routing and Logic Architecture
D.M. Lewis, et al.,International Symposium on FPGAs, 2003
Online documentation
![Page 4: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/4.jpg)
Altera Stratix FPGA
![Page 5: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/5.jpg)
Stratix Logic Element (LE)
![Page 6: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/6.jpg)
Register Feedback Mode
![Page 7: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/7.jpg)
Register Cascade (Shift Regs.)
![Page 8: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/8.jpg)
Logic Array Block (LAB)
![Page 9: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/9.jpg)
Directionally Biased Routing
• Long vertical wires require power drivers– Fewer vertical wires
• More rows than columns– More demand for
horizontal wires
![Page 10: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/10.jpg)
The Stratix II Logic and Routing Architecture
D.M. Lewis, et al.,International Symposium on FPGAs, 2005
Online documentation
![Page 11: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/11.jpg)
![Page 12: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/12.jpg)
Logic Array Block (LAB)
![Page 13: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/13.jpg)
Adaptive Logic Module (ALM)
![Page 14: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/14.jpg)
Adaptive Logic Module (ALM)
![Page 15: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/15.jpg)
Four ALM Operating Modes
• Normal Mode• Extended LUT Mode• Arithmetic Mode• Shared Arithmetic Mode
![Page 16: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/16.jpg)
Normal Mode
![Page 17: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/17.jpg)
LUT Input Utilization
![Page 18: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/18.jpg)
Extended LUT Mode
• Some 7-input logic functions
![Page 19: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/19.jpg)
Arithmetic Mode
![Page 20: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/20.jpg)
Arithmetic Mode ExampleR = (X < Y) ? Y : X
(X < Y)• Compute X-Y using the carry
chain• Only look at the carry output• Use the carry output to select
either X or Y accordingly
Configure the LUTs to pass X through unmodified, and ignore the carry chain outputs
![Page 21: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/21.jpg)
Shared Arithmetic Mode (3-input Add)
![Page 22: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/22.jpg)
Register Chain (Shift Registers)
Separates logic and shift register functions• Cycle 1
• Combination logic• Cycles 2..k+1
• Shift by k
…
![Page 23: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/23.jpg)
ALM Benefits
• Reduced LAB area by 2.6% compared to Stratix• 15% performance improvement• When shrinking from a 0.13um(Stratix) to 90nm
(Stratix II) technology node– 51% performance improvement– 50% area decrease
![Page 24: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/24.jpg)
TriMatrix Embedded Memories
![Page 25: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/25.jpg)
M512 RAM Block
Functions• 1-port RAM• 2-port RAM• FIFO• ROM• Shift Register
576 RAM bits (32 x 18), includes parity bits
![Page 26: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/26.jpg)
M4K RAM Block
4,608 RAM bits (128 x 36), includes parity bits
Functions• 1-port RAM• 2-port RAM• True 2-port
RAM• FIFO• ROM• Shift Register
![Page 27: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/27.jpg)
M-RAM Block
589,824 RAM bits (4K x 144), includes parity bits
Functions• 1-port RAM• 2-port RAM• True 2-port
RAM• FIFO
![Page 28: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/28.jpg)
MRAM LAB Interface
![Page 29: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/29.jpg)
DSP Blocks
• Eight 9x9 multipliers• Four 18x18 multipliers• One 36x36 multiplier
![Page 30: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/30.jpg)
Add/Sub/Accum Functions• Multiplier• Multiply-Accum• AB + CD• AB + CD + EF + GH
DSP BlockInternals
![Page 31: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/31.jpg)
DSP Block Interconnect Interface
![Page 32: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/32.jpg)
Architectural Enhancements in Stratix-IIITM and Stratix-IVTM
D.M. Lewis, et al.,International Symposium on FPGAs, 2009
Online documentation (Stratix III)
Online documentation (Stratix IV)
![Page 33: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/33.jpg)
New Features
• Programmable power management• LUT-RAM• LUT-Register Mode• Enhanced DSP Block
![Page 34: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/34.jpg)
Programmable Body Bias Control
Large regions• Less body bias control circuitrySmall regions• Fine-grained power mgmt
![Page 35: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/35.jpg)
Power Efficiency
![Page 36: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/36.jpg)
LUT-RAM
SRAM
SRAM
SRAM
SRAM
x yIdea• Use the SRAM bits as memory• Granularity is LAB-wide
What is needed?• Write capability• Signals for address and data for
the write path
![Page 37: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/37.jpg)
LUT-RAM ArchitectureSupports one read + one write in a single cycle
![Page 38: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/38.jpg)
MLAB vs. LAB
![Page 39: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/39.jpg)
ALM LUT-Register Mode
https://upload.wikimedia.org/wikipedia/commons/c/c6/R-S_mk2.gif
![Page 40: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/40.jpg)
ALM LUT-Register Mode
![Page 41: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/41.jpg)
DSP Block Capabilities• High-performance, power-optimized, fully registered and pipelined multiplication
operations• Natively supported 9-bit, 12-bit, 18-bit, and 36-bit wordlengths• Natively supported 18-bit complex multiplications• Efficiently supported floating-point arithmetic formats (24-bit for single precision
and 53-bit for double precision)• Signed and unsigned input support• Built-in addition, subtraction, and accumulation units to combine multiplication• results efficiently• Cascading 18-bit input bus to form tap-delay line for filtering applications• Cascading 44-bit output bus to propagate output results from one block to the
next block without external logic support• Rich and flexible arithmetic rounding and saturation units• Efficient barrel shifter support• Loopback capability to support adaptive filtering
![Page 42: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/42.jpg)
DSP Block Overview
![Page 43: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/43.jpg)
Multiply-Add
![Page 44: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/44.jpg)
4-Multiply Add w/Accumulation
![Page 45: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/45.jpg)
Cascading Output for FIR Filters
![Page 46: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/46.jpg)
Full DSP Block
![Page 47: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/47.jpg)
Half-DSP Block Architecture
![Page 48: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/48.jpg)
Four 9-bit Independent Half-DSP Multiplier Mode
![Page 49: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/49.jpg)
Three 12-bit Independent Half-DSP Multiplier Mode
![Page 50: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/50.jpg)
Two 18-bit Independent Half-DSP Multiplier Mode
![Page 51: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/51.jpg)
36-bit Half-DSP Multiplier Mode
![Page 52: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/52.jpg)
54x54-bit Multiplier Mode
Used for double-precision floating-point
![Page 53: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/53.jpg)
Architectural Enhancements in Stratix-VTM
D.M. Lewis, et al.,International Symposium on FPGAs, 2013
Online documentation
![Page 54: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/54.jpg)
Larger MLAB/LUT-RAM
![Page 55: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/55.jpg)
4 Flip-Flops per ALM
![Page 56: Commercial FPGAs: Altera Stratix Family Dr. Philip Brisk Department of Computer Science and Engineering University of California, Riverside CS 223](https://reader030.vdocuments.site/reader030/viewer/2022032516/56649c775503460f9492c7b4/html5/thumbnails/56.jpg)
Embedded Memories with Error Correction Codes (ECC)