cmos digital integrated circuits - george mason …ece.gmu.edu/~qli/ece431/ch_05_inverters.pdf6 ©...
TRANSCRIPT
![Page 1: CMOS Digital Integrated Circuits - George Mason …ece.gmu.edu/~qli/ECE431/ch_05_inverters.pdf6 © CMOS Digital Integrated Circuits – 3rd Edition Noise Margins Nominal output Output](https://reader030.vdocuments.site/reader030/viewer/2022021711/5b24e6447f8b9a20088b4c4f/html5/thumbnails/1.jpg)
1 © CMOS Digital Integrated Circuits – 3rd Edition
CMOS Digital Integrated Circuits
Chapter 5 MOS Inverters:Static Characteristics
S.M. Kang and Y. Leblebici
Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display.
![Page 2: CMOS Digital Integrated Circuits - George Mason …ece.gmu.edu/~qli/ECE431/ch_05_inverters.pdf6 © CMOS Digital Integrated Circuits – 3rd Edition Noise Margins Nominal output Output](https://reader030.vdocuments.site/reader030/viewer/2022021711/5b24e6447f8b9a20088b4c4f/html5/thumbnails/2.jpg)
2 © CMOS Digital Integrated Circuits – 3rd Edition
Ideal Inverter
Voltage Transfer Characteristic (VTC) of the ideal inverter
![Page 3: CMOS Digital Integrated Circuits - George Mason …ece.gmu.edu/~qli/ECE431/ch_05_inverters.pdf6 © CMOS Digital Integrated Circuits – 3rd Edition Noise Margins Nominal output Output](https://reader030.vdocuments.site/reader030/viewer/2022021711/5b24e6447f8b9a20088b4c4f/html5/thumbnails/3.jpg)
3 © CMOS Digital Integrated Circuits – 3rd Edition
Generic Inverter VTC
Voltage Transfer Characteristic (VTC) of a typical inverter
![Page 4: CMOS Digital Integrated Circuits - George Mason …ece.gmu.edu/~qli/ECE431/ch_05_inverters.pdf6 © CMOS Digital Integrated Circuits – 3rd Edition Noise Margins Nominal output Output](https://reader030.vdocuments.site/reader030/viewer/2022021711/5b24e6447f8b9a20088b4c4f/html5/thumbnails/4.jpg)
4 © CMOS Digital Integrated Circuits – 3rd Edition
Noise Margins
Propagation of digital signals under the influence of noise
![Page 5: CMOS Digital Integrated Circuits - George Mason …ece.gmu.edu/~qli/ECE431/ch_05_inverters.pdf6 © CMOS Digital Integrated Circuits – 3rd Edition Noise Margins Nominal output Output](https://reader030.vdocuments.site/reader030/viewer/2022021711/5b24e6447f8b9a20088b4c4f/html5/thumbnails/5.jpg)
5 © CMOS Digital Integrated Circuits – 3rd Edition
Noise Margins
Definition of noise margins
![Page 6: CMOS Digital Integrated Circuits - George Mason …ece.gmu.edu/~qli/ECE431/ch_05_inverters.pdf6 © CMOS Digital Integrated Circuits – 3rd Edition Noise Margins Nominal output Output](https://reader030.vdocuments.site/reader030/viewer/2022021711/5b24e6447f8b9a20088b4c4f/html5/thumbnails/6.jpg)
6 © CMOS Digital Integrated Circuits – 3rd Edition
Noise Margins
Nominal output
Output under noise
The nominal operating region is defined as the region where the gain is less than unity !
![Page 7: CMOS Digital Integrated Circuits - George Mason …ece.gmu.edu/~qli/ECE431/ch_05_inverters.pdf6 © CMOS Digital Integrated Circuits – 3rd Edition Noise Margins Nominal output Output](https://reader030.vdocuments.site/reader030/viewer/2022021711/5b24e6447f8b9a20088b4c4f/html5/thumbnails/7.jpg)
7 © CMOS Digital Integrated Circuits – 3rd Edition
CMOS Inverter Circuit
![Page 8: CMOS Digital Integrated Circuits - George Mason …ece.gmu.edu/~qli/ECE431/ch_05_inverters.pdf6 © CMOS Digital Integrated Circuits – 3rd Edition Noise Margins Nominal output Output](https://reader030.vdocuments.site/reader030/viewer/2022021711/5b24e6447f8b9a20088b4c4f/html5/thumbnails/8.jpg)
8 © CMOS Digital Integrated Circuits – 3rd Edition
CMOS Inverter Circuit
![Page 9: CMOS Digital Integrated Circuits - George Mason …ece.gmu.edu/~qli/ECE431/ch_05_inverters.pdf6 © CMOS Digital Integrated Circuits – 3rd Edition Noise Margins Nominal output Output](https://reader030.vdocuments.site/reader030/viewer/2022021711/5b24e6447f8b9a20088b4c4f/html5/thumbnails/9.jpg)
9 © CMOS Digital Integrated Circuits – 3rd Edition
CMOS Inverter Circuit
inversion (switching) threshold voltage
determine noise
margins
![Page 10: CMOS Digital Integrated Circuits - George Mason …ece.gmu.edu/~qli/ECE431/ch_05_inverters.pdf6 © CMOS Digital Integrated Circuits – 3rd Edition Noise Margins Nominal output Output](https://reader030.vdocuments.site/reader030/viewer/2022021711/5b24e6447f8b9a20088b4c4f/html5/thumbnails/10.jpg)
10 © CMOS Digital Integrated Circuits – 3rd Edition
CMOS Inverter Circuit
nMOS transistor current-voltage characteristics
![Page 11: CMOS Digital Integrated Circuits - George Mason …ece.gmu.edu/~qli/ECE431/ch_05_inverters.pdf6 © CMOS Digital Integrated Circuits – 3rd Edition Noise Margins Nominal output Output](https://reader030.vdocuments.site/reader030/viewer/2022021711/5b24e6447f8b9a20088b4c4f/html5/thumbnails/11.jpg)
11 © CMOS Digital Integrated Circuits – 3rd Edition
CMOS Inverter Circuit
pMOS transistor current-voltage characteristics
![Page 12: CMOS Digital Integrated Circuits - George Mason …ece.gmu.edu/~qli/ECE431/ch_05_inverters.pdf6 © CMOS Digital Integrated Circuits – 3rd Edition Noise Margins Nominal output Output](https://reader030.vdocuments.site/reader030/viewer/2022021711/5b24e6447f8b9a20088b4c4f/html5/thumbnails/12.jpg)
12 © CMOS Digital Integrated Circuits – 3rd Edition
CMOS Inverter Circuit
Intersection of current-voltage surfaces of nMOS and pMOS transistors
![Page 13: CMOS Digital Integrated Circuits - George Mason …ece.gmu.edu/~qli/ECE431/ch_05_inverters.pdf6 © CMOS Digital Integrated Circuits – 3rd Edition Noise Margins Nominal output Output](https://reader030.vdocuments.site/reader030/viewer/2022021711/5b24e6447f8b9a20088b4c4f/html5/thumbnails/13.jpg)
13 © CMOS Digital Integrated Circuits – 3rd Edition
CMOS Inverter Circuit
Intersection of current-voltage surfaces gives the VTC in the voltage plane
![Page 14: CMOS Digital Integrated Circuits - George Mason …ece.gmu.edu/~qli/ECE431/ch_05_inverters.pdf6 © CMOS Digital Integrated Circuits – 3rd Edition Noise Margins Nominal output Output](https://reader030.vdocuments.site/reader030/viewer/2022021711/5b24e6447f8b9a20088b4c4f/html5/thumbnails/14.jpg)
14 © CMOS Digital Integrated Circuits – 3rd Edition
CMOS Inverter Circuit
![Page 15: CMOS Digital Integrated Circuits - George Mason …ece.gmu.edu/~qli/ECE431/ch_05_inverters.pdf6 © CMOS Digital Integrated Circuits – 3rd Edition Noise Margins Nominal output Output](https://reader030.vdocuments.site/reader030/viewer/2022021711/5b24e6447f8b9a20088b4c4f/html5/thumbnails/15.jpg)
15 © CMOS Digital Integrated Circuits – 3rd Edition
CMOS Inverter Circuit
How to choose the kR ratio to achieve a desired inversion threshold voltage:
![Page 16: CMOS Digital Integrated Circuits - George Mason …ece.gmu.edu/~qli/ECE431/ch_05_inverters.pdf6 © CMOS Digital Integrated Circuits – 3rd Edition Noise Margins Nominal output Output](https://reader030.vdocuments.site/reader030/viewer/2022021711/5b24e6447f8b9a20088b4c4f/html5/thumbnails/16.jpg)
16 © CMOS Digital Integrated Circuits – 3rd Edition
CMOS Inverter Circuit
![Page 17: CMOS Digital Integrated Circuits - George Mason …ece.gmu.edu/~qli/ECE431/ch_05_inverters.pdf6 © CMOS Digital Integrated Circuits – 3rd Edition Noise Margins Nominal output Output](https://reader030.vdocuments.site/reader030/viewer/2022021711/5b24e6447f8b9a20088b4c4f/html5/thumbnails/17.jpg)
17 © CMOS Digital Integrated Circuits – 3rd Edition
Supply Voltage Scaling
VTC of a CMOS inverter for different power supply voltage values.
![Page 18: CMOS Digital Integrated Circuits - George Mason …ece.gmu.edu/~qli/ECE431/ch_05_inverters.pdf6 © CMOS Digital Integrated Circuits – 3rd Edition Noise Margins Nominal output Output](https://reader030.vdocuments.site/reader030/viewer/2022021711/5b24e6447f8b9a20088b4c4f/html5/thumbnails/18.jpg)
18 © CMOS Digital Integrated Circuits – 3rd Edition
VTC of a CMOS inverter, when operated with a supply voltage that is smaller than (VTn + VTp ).
Hysteresis behavior !
Supply Voltage Scaling
![Page 19: CMOS Digital Integrated Circuits - George Mason …ece.gmu.edu/~qli/ECE431/ch_05_inverters.pdf6 © CMOS Digital Integrated Circuits – 3rd Edition Noise Margins Nominal output Output](https://reader030.vdocuments.site/reader030/viewer/2022021711/5b24e6447f8b9a20088b4c4f/html5/thumbnails/19.jpg)
19 © CMOS Digital Integrated Circuits – 3rd Edition
CMOS Inverter Layout
![Page 20: CMOS Digital Integrated Circuits - George Mason …ece.gmu.edu/~qli/ECE431/ch_05_inverters.pdf6 © CMOS Digital Integrated Circuits – 3rd Edition Noise Margins Nominal output Output](https://reader030.vdocuments.site/reader030/viewer/2022021711/5b24e6447f8b9a20088b4c4f/html5/thumbnails/20.jpg)
20 © CMOS Digital Integrated Circuits – 3rd Edition
CMOS Inverter Layout
Mask layoutof the inverter
Simplifiedcross-section