chapter 1 8088/86 microprocessors and supporting chips
DESCRIPTION
Chapter 1 8088/86 Microprocessors and Supporting Chips Section 1.1 Overview of Intel’s 80x86 Microprocessors Intel 4004 (1970) 2300 PMOS transistors 4-bit processor for use in calculators. PC, terminals for the main frame? No more than 100,000? PCXT, PCAT, …. 586 and Pentium? - PowerPoint PPT PresentationTRANSCRIPT
![Page 1: Chapter 1 8088/86 Microprocessors and Supporting Chips](https://reader033.vdocuments.site/reader033/viewer/2022051215/56814336550346895dafab8a/html5/thumbnails/1.jpg)
1
Chapter 1
8088/86 Microprocessors and Supporting Chips
Section 1.1 Overview of Intel’s 80x86 Microprocessors
Intel 4004 (1970)
• 2300 PMOS transistors
• 4-bit processor
• for use in calculators
![Page 2: Chapter 1 8088/86 Microprocessors and Supporting Chips](https://reader033.vdocuments.site/reader033/viewer/2022051215/56814336550346895dafab8a/html5/thumbnails/2.jpg)
2
PC, terminals for the main frame? No more than 100,000?
PCXT, PCAT, …
![Page 3: Chapter 1 8088/86 Microprocessors and Supporting Chips](https://reader033.vdocuments.site/reader033/viewer/2022051215/56814336550346895dafab8a/html5/thumbnails/3.jpg)
3
586 and Pentium?
Pentium MMX series, Pentium II, Pentium III, …
![Page 4: Chapter 1 8088/86 Microprocessors and Supporting Chips](https://reader033.vdocuments.site/reader033/viewer/2022051215/56814336550346895dafab8a/html5/thumbnails/4.jpg)
4
286: virtual memory to 1GB
386: memory to 4GB both physical and virtual memory
486: 80387, 8KB cache memory (data and code mixed) (L1 cache)
Pentium: 8KB dada cache, 8K code cache (L1 cache)
L2 cache can be 128KB, 256KB, …
MMX instructions
Multimedia era?
![Page 5: Chapter 1 8088/86 Microprocessors and Supporting Chips](https://reader033.vdocuments.site/reader033/viewer/2022051215/56814336550346895dafab8a/html5/thumbnails/5.jpg)
5
Section 1.2 8088/8086 Microprocessor
![Page 6: Chapter 1 8088/86 Microprocessors and Supporting Chips](https://reader033.vdocuments.site/reader033/viewer/2022051215/56814336550346895dafab8a/html5/thumbnails/6.jpg)
6
![Page 7: Chapter 1 8088/86 Microprocessors and Supporting Chips](https://reader033.vdocuments.site/reader033/viewer/2022051215/56814336550346895dafab8a/html5/thumbnails/7.jpg)
7
Data Bus
8088: AD0~AD7
8086: AD0~AD15
Address Bus (24pins)
8088: AD0~AD7, A8~A19
8086: AD0~AD15, A16~A19
AD means address and data are commonly used and separated by mux.
ALE: Address Latch Enable to latch address signals
![Page 8: Chapter 1 8088/86 Microprocessors and Supporting Chips](https://reader033.vdocuments.site/reader033/viewer/2022051215/56814336550346895dafab8a/html5/thumbnails/8.jpg)
8
Pin Description
• BHE (bus high enable): to distinguish between the low byte and high byte of data.
• NMI (nonmaskable interrupt), edge-triggered
• INTR (interrupt request), active high level triggered
• CLOCK, need accurate clock signals
• RESET: after reset
• READY: insert wait state
• Test input from 8087
• What is 8087?
CS FFFFH
DS 0000H
SS 0000F
ES 0000H
IP 0000H
Flags Clear
Queue Empty
![Page 9: Chapter 1 8088/86 Microprocessors and Supporting Chips](https://reader033.vdocuments.site/reader033/viewer/2022051215/56814336550346895dafab8a/html5/thumbnails/9.jpg)
9
Minimum/Maximum Mode
MN/MX (pin 33) =5V to define pin 24 to pin 31
• Used for the 8085 series
![Page 10: Chapter 1 8088/86 Microprocessors and Supporting Chips](https://reader033.vdocuments.site/reader033/viewer/2022051215/56814336550346895dafab8a/html5/thumbnails/10.jpg)
10
Pins 24-31 in maximum mode
QS0 and QS1 (queue status, pins 24 and 25)
S0, S1, and S2 (Status signals, pins 26, 27, and 28)
![Page 11: Chapter 1 8088/86 Microprocessors and Supporting Chips](https://reader033.vdocuments.site/reader033/viewer/2022051215/56814336550346895dafab8a/html5/thumbnails/11.jpg)
11
LOCK (pin 29)
Used with “LOCK” prefix in the instruction to gain the control of the system bus (prevent DMA to control the bus when the instruction is under processing).
LOCK MOV AX, Data
RQ/GT0, RQ/GT1 (request/grant, pins 30, 31)
These bidirectional pins allow another processor to gain control of the local bus.
Pins 24-31 in Minimum Mode
![Page 12: Chapter 1 8088/86 Microprocessors and Supporting Chips](https://reader033.vdocuments.site/reader033/viewer/2022051215/56814336550346895dafab8a/html5/thumbnails/12.jpg)
12
![Page 13: Chapter 1 8088/86 Microprocessors and Supporting Chips](https://reader033.vdocuments.site/reader033/viewer/2022051215/56814336550346895dafab8a/html5/thumbnails/13.jpg)
13
![Page 14: Chapter 1 8088/86 Microprocessors and Supporting Chips](https://reader033.vdocuments.site/reader033/viewer/2022051215/56814336550346895dafab8a/html5/thumbnails/14.jpg)
14
![Page 15: Chapter 1 8088/86 Microprocessors and Supporting Chips](https://reader033.vdocuments.site/reader033/viewer/2022051215/56814336550346895dafab8a/html5/thumbnails/15.jpg)
15
Basic buses for a minimum mode 8088
![Page 16: Chapter 1 8088/86 Microprocessors and Supporting Chips](https://reader033.vdocuments.site/reader033/viewer/2022051215/56814336550346895dafab8a/html5/thumbnails/16.jpg)
16
![Page 17: Chapter 1 8088/86 Microprocessors and Supporting Chips](https://reader033.vdocuments.site/reader033/viewer/2022051215/56814336550346895dafab8a/html5/thumbnails/17.jpg)
17
![Page 18: Chapter 1 8088/86 Microprocessors and Supporting Chips](https://reader033.vdocuments.site/reader033/viewer/2022051215/56814336550346895dafab8a/html5/thumbnails/18.jpg)
18
Section 1.3 8284 Clock Generator and DriverInput pins:
• RES (reset in)
• X1 and X2 (crystal in): must be three times the desired frequency. IBM PC is 14.31818MHz
• F/C (frequency/clock select), select either the crystal input freq or EFI freq
• EFI (external frequency in)
• CSYNC (clock synchronization), allow several 8284 connected together
• RDY1 and AEN1, used as READY signal for inserting WAIT state.
![Page 19: Chapter 1 8088/86 Microprocessors and Supporting Chips](https://reader033.vdocuments.site/reader033/viewer/2022051215/56814336550346895dafab8a/html5/thumbnails/19.jpg)
19
• RDY2 and AEN2, like RDY1 and AEN1 and are used for multiprocessing system.
• ASYNC
Output signals
• RESET
• OSC (oscillator), provides the same frequency as the oscillator.
• CLK (clock), 1/3 of the crystal frequency and 33% duty cycle
• LCLOCK (peripheral clock), 1/2 CLK frequency, 50% duty cycle
• READY, for inserting WAIT cycle
Duty cycle?
![Page 20: Chapter 1 8088/86 Microprocessors and Supporting Chips](https://reader033.vdocuments.site/reader033/viewer/2022051215/56814336550346895dafab8a/html5/thumbnails/20.jpg)
20
![Page 21: Chapter 1 8088/86 Microprocessors and Supporting Chips](https://reader033.vdocuments.site/reader033/viewer/2022051215/56814336550346895dafab8a/html5/thumbnails/21.jpg)
21
Section 1.4 8288 Bus Controller
![Page 22: Chapter 1 8088/86 Microprocessors and Supporting Chips](https://reader033.vdocuments.site/reader033/viewer/2022051215/56814336550346895dafab8a/html5/thumbnails/22.jpg)
22
Input Signals
• S0, S1, S2 (status input)
• CLK (clock), from 8284
• AEN (address enable)
• CEN (command enable)
• IOB (input/output bus mode)
Output Signals
• MRDC (memory read command)
• MWTC (memory write command)
• AMWC (advanced memory write)
• IORC (I/O read command)
![Page 23: Chapter 1 8088/86 Microprocessors and Supporting Chips](https://reader033.vdocuments.site/reader033/viewer/2022051215/56814336550346895dafab8a/html5/thumbnails/23.jpg)
23
• IOWC (I/O write command)
• AIOWC (advanced I/O write command)
• INTA (interrupt acknowledge)
• DT/R (data transmit/receive)
• DEN (data enable)
• MCE/PDEN (master cascade enable/peripheral data enable)
• ALE (address latch enable)
![Page 24: Chapter 1 8088/86 Microprocessors and Supporting Chips](https://reader033.vdocuments.site/reader033/viewer/2022051215/56814336550346895dafab8a/html5/thumbnails/24.jpg)
24
![Page 25: Chapter 1 8088/86 Microprocessors and Supporting Chips](https://reader033.vdocuments.site/reader033/viewer/2022051215/56814336550346895dafab8a/html5/thumbnails/25.jpg)
25
![Page 26: Chapter 1 8088/86 Microprocessors and Supporting Chips](https://reader033.vdocuments.site/reader033/viewer/2022051215/56814336550346895dafab8a/html5/thumbnails/26.jpg)
26
Section 1.5 IBM PC/XT Buses
![Page 27: Chapter 1 8088/86 Microprocessors and Supporting Chips](https://reader033.vdocuments.site/reader033/viewer/2022051215/56814336550346895dafab8a/html5/thumbnails/27.jpg)
27
Address bus:
74ls373 (latch)
AEN
ALE
Data bus:
DT/R
DEN
Control Bus:
IOR, IOW, MEMR, MEMW
![Page 28: Chapter 1 8088/86 Microprocessors and Supporting Chips](https://reader033.vdocuments.site/reader033/viewer/2022051215/56814336550346895dafab8a/html5/thumbnails/28.jpg)
28
AEN Signal Generation
![Page 29: Chapter 1 8088/86 Microprocessors and Supporting Chips](https://reader033.vdocuments.site/reader033/viewer/2022051215/56814336550346895dafab8a/html5/thumbnails/29.jpg)
29
Local bus vs. System bus
(refer to Fig. 1-11)
IBM PC XT Motherboard Data Flow is shown in pp. 36 of the text book.
![Page 30: Chapter 1 8088/86 Microprocessors and Supporting Chips](https://reader033.vdocuments.site/reader033/viewer/2022051215/56814336550346895dafab8a/html5/thumbnails/30.jpg)
30
![Page 31: Chapter 1 8088/86 Microprocessors and Supporting Chips](https://reader033.vdocuments.site/reader033/viewer/2022051215/56814336550346895dafab8a/html5/thumbnails/31.jpg)
31
![Page 32: Chapter 1 8088/86 Microprocessors and Supporting Chips](https://reader033.vdocuments.site/reader033/viewer/2022051215/56814336550346895dafab8a/html5/thumbnails/32.jpg)
32
![Page 33: Chapter 1 8088/86 Microprocessors and Supporting Chips](https://reader033.vdocuments.site/reader033/viewer/2022051215/56814336550346895dafab8a/html5/thumbnails/33.jpg)
33
![Page 34: Chapter 1 8088/86 Microprocessors and Supporting Chips](https://reader033.vdocuments.site/reader033/viewer/2022051215/56814336550346895dafab8a/html5/thumbnails/34.jpg)
34
Bus Buffering (boosting)