bscit q. p. code : 08235 · microprocessors architecture, programming and applications with the...

Q. P. Code : 08235

(2½ Hours) [Total Marks: 75] N. B.: (1) All questions are compulsory. (2) Make suitable assumptions wherever necessary and state the assumptions made. (3) Answers to the same question must be written together. (4) Numbers to the right indicate marks. (5) Draw neat labeled diagrams wherever necessary. (6) Use of Non-programmable calculators is allowed.

1. Attempt any three of the following:

a. Differentiate between higher level and lower level programming language. Also differentiate between machine language and assembly language.

Higer level vs Lower level language – 3 M [1.2.1 , 1.2.6] Machine language vs assembly language – 2M [1.2.1 1.2.2 1.2.3]

b. Draw and explain the block dig of a computer with microprocessor as CPU.

Neat block dig labeling the components – Control unit, ALU, Memory, Input and Output – 2 M [fig 1.2 (a) and (b)] Explanation on – memory input and output – 1M [1.1] Explanation on CPU / MPU – 2 M

c. Which are the basic four operations performed by the microprocessor? Explain the bus structure of 8085 microprocessor with necessary diagram.

Primary operations performed by microprocessor – 1 M [3.1.1] Memory Read Memory Write I/O Read I/O Write Bus structure – 1M [Fig 3.1] Explanation on – Address bus, Data bus and control bus 1 M each

d. Illustrate the memory address range of a memory chip with 1K bytes of memory. Explain how range can be changed by modifying the hardware.

https://abdullahsurati.github.io/bscit


Diagram to explain the memory address range 2M Explanation on using address lines for chip select and addressing 1Kbytes memory 1M Address range for 1kbyte memory – 0000H to 03FFH 1M Changes to be made in hardware and the new range – 8000 H to 83FF H 1M [3.2.3, example 3.2, fig 3.11]

e. With neat diagram explain the functional pin configuration of the 40 pin IC8085 microprocessor.

Neat pin dig 2 M Brief explanation of following – 3 M Address bus Multiplexed address data bus Control and status signals Power supply and clock frequency Externally initiated signals Serial i/o ports [4.1.1, fig 4.1 functional pinout dig]

f. What is the use of memory segment 8155 in a SDK-85 system? Draw the block diagram of 8155. How interfacing of 8155 memory section is done?

Use of 8155 – 1 M Block diagram – 2 M Explanation on interfacing of 8155 memory segment and diagram,. – 2 M [4.4.1, fig4.19, 4.28(a)]

2. Attempt any three of the following: 15

a. Explain the use of instruction OUT. Also explain how the instruction is executed with the help of relevant timing diagram.

Use of Out instruction –1M Explanation on how instruction is executed - 2M Timing dig – 2M [ 5.1.2; Fig 5.1]

b. Explain how 8 DIP switches can be interfaced with the 8 bit 8085 microprocessor. Draw a neat diagram to show how data, address bus of the microprocessor can be used for interfacing.



Interface of DIP switches -3 M Interfacing dig - 2M [5.3.1, 5.3.2, 5.3.3, 5.3.4, 5.3.5. Fig 5.11 ]

c. With neat diagram discuss the programming model of 8085 microprocessor

Dig for the programming model – 2M Explanation – Registers – 8 bit and pair, Accumulator, PC and SP -1M Flags – 2M [2.1.2 fig 2.1 (b) and (c)]

d. Explain one byte, two byte and three byte instructions. Give at least one example each.

Instruction format opcode – operand – 1M Depending on the presence of operand instructions are 1 byte, 2 byte or 3 byte instructions. – 1 M Examples 1 M each. Any 1 byte 2 byte and 3 byte instruction can be listed and explained. Eg. 1 byte - INR R 2 byte - MVI A, 8bit 3 byte - LXI H 16bit

e. List different addressing modes used by 8085 microprocessor. Write any one 1 byte and any one 2 byte instruction to perform arithmetic operation using 8085 microprocessor.

Addressing modes – 2M Immediate addressing Register addressing Direct addressing Indirect addressing Any arithmetic instruction can be listed – 2M Eg ADD R ADI 8-bit [6.1.1, 6.2]

f. Differentiate between conditional and unconditional jump used in 8085 microprocessor. Explain different conditional jump instructions,



Unconditional jump – 1M Conditional jump – Jump on – 1 M each Carry – No carry Odd parity – even parity Zero – no zero Plus – minus [6.4.1, 6.4.3]


a. A data FF H is stored at a memory location C050 H. write three different ways of moving this data segment to the accumulator.

LXI H C050 H MOV A, M - 2M

LXI B C050 H LDAX B - 2M

LDA C050 H -1 M Any other valid instructions can be used to perform the same operation.

b. Explain how 8085 microprocessor performs logic operation of comparing two data.

CMP – 2M CPI – 2M Example -1 M [7.5.1, 7.5.2 – any other example code segment also can be used]

c. What is time delay? Why is it needed? Explain how time delay can be generated using a register pair.

What is time delay – 2M Need – 1 M Generation of time delay using register pair – 2 M [8.1.1, 8.1.2]

d. Write a 8085 assembly language program to count down continuously in hexadecimal from FF H to 00 H in a system with 0.5µs clock period. Use register C to set up 1 ms delay between each count and display the number at one of the output port.



Delay calculations – 1 M Flowchart – 1 M Program – 3 M [8.2]

e. What is stack? Explain the use of SP register in 8085. Discuss the instructions PUSH and POP. Write a code to demonstrate use of any one instruction.

What is stack – 2M PUSH -1 M POP -1 M Code segment – 1 M [9.1 any code segment illustrating PUSH or POP can be used]

f. Explain following concepts for a subroutine program – i) Nesting ii) Multiple Ending Subroutine

Nesting – 3 M Multiple ending subroutine – 2M [9.4.1, 9.4.2 ]


Write steps to convert a binary number to BCD. Write a program to convert given 8 bit binary number to BCD

Steps to convert binary to BCD with example – 2M Program – 3 M [10.2]

Explain the use of DAA instruction. Also, perform following operations with given packed BCD numbers – i) 77 + 48 ii) 84 - 48

DAA – Decimal Adjust Accumulator - this instruction is used to change the contents of Accumulator to two 4 bit binary coded decimal digits. – 1M BCD operations – 2 M each

What are utility programs and what is their use in software development systems? Discuss various tools used for developing software assembly language programs.



Utility programs and software development systems – 2 M Tools used for development of software assembly language programs EDITOR ASSEMBLER LINKER DEBUGGER [11.2]

Write a note on two pass assemblers. Support your explanation with a program, if necessary.

Two pass assembler – 3 M Program – 2 M [11.4]

What do you mean by vectored interrupts? Discuss each of 8085 vectored interrupt in brief.

Vectored interrupt – 1 M TRAP- 1M RST 7.5-1M RST 6.5 – 1M RST 5.5 – 1M [12.2]

Write a note on DMA

DMA – Concept – 1M HOLD and HLDA – 1 M Use of DMA Controller – 1 M DMA Data transfer dig – 2M [12.4.2]


a. What are different types of special Pentium registers? Describe them in brief.

Pentium special registers Control registers – 3m Eflag registers – 2 m Intel Microprocessors Architecture, Programming and Interfacing [18 – 2 Special Pentium Regesters]

b. With neat internal block dig explain the internal structure of Pentium Pro microprocessor



Internal Structure of Pentium Pro microprocessor -3 M Block dig – 2M Intel Microprocessors Architecture, Programming and Interfacing [18 – 5 Introduction to Pentium Pro Microprocessor]

c. Discuss the SYSENTER and SYSEXIT instructions of Pentium II Processor.

SYSENTER – 2M SYSEXIT -2M Model specific registers – 1M Intel Microprocessors Architecture, Programming and Interfacing [19-2 Pentium II Software changes – SYSENTER and SYSEXIT instructions]

d. Explain the hyper threading technology. Draw a neat diagram to indicate how dual core processor is constructed

Hyper threading technology – 2m Traditional dual processing system -1m Diagram – 2M Intel Microprocessors Architecture, Programming and Interfacing [19-4 the Pentium 4 and core 2 – Hyper Threading]

e. Discuss the features of SPARC microprocessor

Any five of the following features – Address space Instruction formats Addressing modes Triadic register addresses Windowed register file Floating point register file Delayed counter transfer Fast trap handlers Tagged instructions Multiprocessor synchronized instruction Coprocessor [The SPARC Architecture manual version 8: 1.4]

f. What are the basic categories of SPARC instructions? Discuss any two categories.

Six categories of SPARC instructions – 1M Description of each category – 2M (any two can be discussed) [The SPARC Architecture manual version 8: 5.3]



References used

For Q1 – Q4

Microprocessors Architecture, Programming and Applications with the 8085. (Ramesh Gaonkar) - Sixth edition Note – earlier edition includes most of the content. Chapter numbers may vary. Q5 Intel Microprocessors Architecture, Programming and Interfacing (Barry B. Brey)

The SPARC Architecture manual version 8



bscit q. p. code : 08235 · microprocessors architecture, programming and applications with the...

Documents