booth_wallace_multiplier.ppt
DESCRIPTION
powerpoint for booth wallace multiplierTRANSCRIPT
![Page 1: booth_wallace_multiplier.ppt](https://reader035.vdocuments.site/reader035/viewer/2022070310/552c4b574a7959dc7c8b46d1/html5/thumbnails/1.jpg)
Booth Encoded Wallace Tree MultiplierBooth Encoded Wallace Tree Multiplier
Ruida YunRuida Yun
Nahid RahmanNahid Rahman
![Page 2: booth_wallace_multiplier.ppt](https://reader035.vdocuments.site/reader035/viewer/2022070310/552c4b574a7959dc7c8b46d1/html5/thumbnails/2.jpg)
ImportanceImportance
Booth encoding is an effective method for Booth encoding is an effective method for multiplication of both positive and multiplication of both positive and negative numbers.negative numbers.
Wallace tree reduces the number of partial Wallace tree reduces the number of partial products to be added into 2 final products to be added into 2 final intermediate results.intermediate results.
Carry Look-ahead Adder used to add these Carry Look-ahead Adder used to add these results to generate the final output.results to generate the final output.
![Page 3: booth_wallace_multiplier.ppt](https://reader035.vdocuments.site/reader035/viewer/2022070310/552c4b574a7959dc7c8b46d1/html5/thumbnails/3.jpg)
Background of our work…Background of our work…
![Page 4: booth_wallace_multiplier.ppt](https://reader035.vdocuments.site/reader035/viewer/2022070310/552c4b574a7959dc7c8b46d1/html5/thumbnails/4.jpg)
Multiplication of unsigned (+ve ) Multiplication of unsigned (+ve ) numbersnumbers
Multiplicand 0110 (=6)Multiplicand 0110 (=6)Multiplier x 1011 (=11) Multiplier x 1011 (=11) ---------------------- 0110 0110
0110 0110 00000000
01100110----------------------01000010 (=66)01000010 (=66)
Logically can be expressed as AND operation:Logically can be expressed as AND operation:if MR=1 assign MDif MR=1 assign MD
if MR=0 assign all zerosif MR=0 assign all zeros
![Page 5: booth_wallace_multiplier.ppt](https://reader035.vdocuments.site/reader035/viewer/2022070310/552c4b574a7959dc7c8b46d1/html5/thumbnails/5.jpg)
In a 4-bit 2’s complement number In a 4-bit 2’s complement number system…..system…..
Multiplicand 0110 (=6)Multiplicand 0110 (=6)Multiplier Multiplier x 1011 (=-5, signed x 1011 (=-5, signed
number) number) ---------------------- 0110 0110
0110 0110 00000000
01100110 ---------------------- 01000010 (=66)01000010 (=66)
Therefore, 8-bit result cannot be generated from 2 Therefore, 8-bit result cannot be generated from 2 4- 4- bit inputs in a signed number system.bit inputs in a signed number system.
![Page 6: booth_wallace_multiplier.ppt](https://reader035.vdocuments.site/reader035/viewer/2022070310/552c4b574a7959dc7c8b46d1/html5/thumbnails/6.jpg)
Standard Multiplier MethodStandard Multiplier Method
Multiplicand 00000110 (=6)Multiplicand 00000110 (=6)Multiplier x 11111011 (=-5, signed number) Multiplier x 11111011 (=-5, signed number) ------------------------------
00000110000001100000011000000110
0000000000000000 0000011000000110 0000011000000110 0000011000000110
0000011000000110 ------------------------------------------------ 11100010 (=-30) 11100010 (=-30)
![Page 7: booth_wallace_multiplier.ppt](https://reader035.vdocuments.site/reader035/viewer/2022070310/552c4b574a7959dc7c8b46d1/html5/thumbnails/7.jpg)
Booth’s AlgorithmBooth’s Algorithm
Introduces a new symbol: í indicating Introduces a new symbol: í indicating multiplication by -1.multiplication by -1.
Multiplier is recoded in terms of 1, 0 & í.Multiplier is recoded in terms of 1, 0 & í. Example: 1011 is recoded as: í10 íExample: 1011 is recoded as: í10 í AND operation changes as:AND operation changes as:
if MR=1 assign MDif MR=1 assign MD if MR=0 assign all zerosif MR=0 assign all zeros if MR= í assign -MD if MR= í assign -MD
![Page 8: booth_wallace_multiplier.ppt](https://reader035.vdocuments.site/reader035/viewer/2022070310/552c4b574a7959dc7c8b46d1/html5/thumbnails/8.jpg)
Our MR now becomes 4-bit again..Our MR now becomes 4-bit again..
Multiplicand 0110 (=6)Multiplicand 0110 (=6)
Multiplier x Multiplier x í10 íí10 í (=-5) (=-5)
------------------------------
11111010 (-MD, sign extended) 11111010 (-MD, sign extended) 00000000 (All zeros) 00000000 (All zeros) 00000110 (MD, sign 00000110 (MD, sign extended) extended)
11111010 (-MD, sign extended)11111010 (-MD, sign extended)
--------------------------------
11100010 (=-30 , 8 bits of LSB)11100010 (=-30 , 8 bits of LSB)
![Page 9: booth_wallace_multiplier.ppt](https://reader035.vdocuments.site/reader035/viewer/2022070310/552c4b574a7959dc7c8b46d1/html5/thumbnails/9.jpg)
GeneratingGenerating ííRecoRecoded ded MRMR
M[i]M[i] M[i-1]M[i-1] xx zz
00 00 00 00 00
11 00 11 00 11
íí 11 00 11 11
00 11 11 00 00
Not possible to implement Not possible to implement in hardware.in hardware.
Therefore, done by Therefore, done by inspecting a multiplier bit inspecting a multiplier bit and its previous bit and and its previous bit and generating 2 control generating 2 control signals x and z. signals x and z.
Whether the MR is í, 1 or 0, Whether the MR is í, 1 or 0, depends on these signals depends on these signals according to:according to:
![Page 10: booth_wallace_multiplier.ppt](https://reader035.vdocuments.site/reader035/viewer/2022070310/552c4b574a7959dc7c8b46d1/html5/thumbnails/10.jpg)
Wallace TreeWallace Tree
![Page 11: booth_wallace_multiplier.ppt](https://reader035.vdocuments.site/reader035/viewer/2022070310/552c4b574a7959dc7c8b46d1/html5/thumbnails/11.jpg)
Tasks in ProjectTasks in Project
Generating 2’s complement of MD for Generating 2’s complement of MD for –MD.–MD.
Recoding MR/generating x and z.Recoding MR/generating x and z. Generating partial products.Generating partial products. Sign extension.Sign extension. Compressing the partial products.Compressing the partial products. Adding the final 2 operands for Adding the final 2 operands for
multiplication result.multiplication result.
![Page 12: booth_wallace_multiplier.ppt](https://reader035.vdocuments.site/reader035/viewer/2022070310/552c4b574a7959dc7c8b46d1/html5/thumbnails/12.jpg)
Team ManagementTeam Management
Nahid:Nahid:• Booth EncoderBooth Encoder• Partial Product GeneratorPartial Product Generator
Ruida:Ruida:• Wallace TreeWallace Tree• Carry Look-ahead AdderCarry Look-ahead Adder
(Smaller modules generated and tested as (Smaller modules generated and tested as necessarynecessary
Website: http://www.eecs.tufts.edu/~ryun01/vlsi)Website: http://www.eecs.tufts.edu/~ryun01/vlsi)
![Page 13: booth_wallace_multiplier.ppt](https://reader035.vdocuments.site/reader035/viewer/2022070310/552c4b574a7959dc7c8b46d1/html5/thumbnails/13.jpg)
Modules in our Modules in our project…..project…..
![Page 14: booth_wallace_multiplier.ppt](https://reader035.vdocuments.site/reader035/viewer/2022070310/552c4b574a7959dc7c8b46d1/html5/thumbnails/14.jpg)
2’s Complement Generator2’s Complement Generator
![Page 15: booth_wallace_multiplier.ppt](https://reader035.vdocuments.site/reader035/viewer/2022070310/552c4b574a7959dc7c8b46d1/html5/thumbnails/15.jpg)
Booth EncoderBooth Encoder
![Page 16: booth_wallace_multiplier.ppt](https://reader035.vdocuments.site/reader035/viewer/2022070310/552c4b574a7959dc7c8b46d1/html5/thumbnails/16.jpg)
Partial Product Generator (a)Partial Product Generator (a)
![Page 17: booth_wallace_multiplier.ppt](https://reader035.vdocuments.site/reader035/viewer/2022070310/552c4b574a7959dc7c8b46d1/html5/thumbnails/17.jpg)
Partial Product generatorPartial Product generator
![Page 18: booth_wallace_multiplier.ppt](https://reader035.vdocuments.site/reader035/viewer/2022070310/552c4b574a7959dc7c8b46d1/html5/thumbnails/18.jpg)
Wallace TreeWallace Tree
![Page 19: booth_wallace_multiplier.ppt](https://reader035.vdocuments.site/reader035/viewer/2022070310/552c4b574a7959dc7c8b46d1/html5/thumbnails/19.jpg)
Carry Look-ahead AdderCarry Look-ahead Adder
![Page 20: booth_wallace_multiplier.ppt](https://reader035.vdocuments.site/reader035/viewer/2022070310/552c4b574a7959dc7c8b46d1/html5/thumbnails/20.jpg)
MultiplierMultiplier
![Page 21: booth_wallace_multiplier.ppt](https://reader035.vdocuments.site/reader035/viewer/2022070310/552c4b574a7959dc7c8b46d1/html5/thumbnails/21.jpg)
Chip ArchitectureChip Architecture
![Page 22: booth_wallace_multiplier.ppt](https://reader035.vdocuments.site/reader035/viewer/2022070310/552c4b574a7959dc7c8b46d1/html5/thumbnails/22.jpg)
Floor planFloor plan
![Page 23: booth_wallace_multiplier.ppt](https://reader035.vdocuments.site/reader035/viewer/2022070310/552c4b574a7959dc7c8b46d1/html5/thumbnails/23.jpg)
Final LayoutFinal Layout
No, it’s not a No, it’s not a
gun…gun…
![Page 24: booth_wallace_multiplier.ppt](https://reader035.vdocuments.site/reader035/viewer/2022070310/552c4b574a7959dc7c8b46d1/html5/thumbnails/24.jpg)
![Page 25: booth_wallace_multiplier.ppt](https://reader035.vdocuments.site/reader035/viewer/2022070310/552c4b574a7959dc7c8b46d1/html5/thumbnails/25.jpg)
Verilog Simulation ResultsVerilog Simulation Results
![Page 26: booth_wallace_multiplier.ppt](https://reader035.vdocuments.site/reader035/viewer/2022070310/552c4b574a7959dc7c8b46d1/html5/thumbnails/26.jpg)
LVS for Final ChipLVS for Final Chip
![Page 27: booth_wallace_multiplier.ppt](https://reader035.vdocuments.site/reader035/viewer/2022070310/552c4b574a7959dc7c8b46d1/html5/thumbnails/27.jpg)
Spectre_S Simulation for Final ChipSpectre_S Simulation for Final Chip
![Page 28: booth_wallace_multiplier.ppt](https://reader035.vdocuments.site/reader035/viewer/2022070310/552c4b574a7959dc7c8b46d1/html5/thumbnails/28.jpg)
Post-Layout Simulation for Final ChipPost-Layout Simulation for Final Chip
![Page 29: booth_wallace_multiplier.ppt](https://reader035.vdocuments.site/reader035/viewer/2022070310/552c4b574a7959dc7c8b46d1/html5/thumbnails/29.jpg)
![Page 30: booth_wallace_multiplier.ppt](https://reader035.vdocuments.site/reader035/viewer/2022070310/552c4b574a7959dc7c8b46d1/html5/thumbnails/30.jpg)
Full Chip Implementation DetailsFull Chip Implementation Details
• Fabrication Process: Fabrication Process: AMI 0.6u C5NAMI 0.6u C5N• Final Chip Area: Final Chip Area: 4.2mm*1.5mm4.2mm*1.5mm• Number of PMOS: Number of PMOS: 30403040• Number of NMOS: Number of NMOS: 30403040• Total number of transistors: Total number of transistors: 60806080• Speed: Speed: 20 MHz20 MHz• Power Dissipation: Power Dissipation: 15.14 mW15.14 mW
![Page 31: booth_wallace_multiplier.ppt](https://reader035.vdocuments.site/reader035/viewer/2022070310/552c4b574a7959dc7c8b46d1/html5/thumbnails/31.jpg)
DrawbacksDrawbacks
• Original Booth’s algorithm used where modified Original Booth’s algorithm used where modified radix-4 algorithm could be used.radix-4 algorithm could be used.
• Ripple Carry Adder used in 2’s Complement Ripple Carry Adder used in 2’s Complement Generator.Generator.
• Area and time not optimized; very slow chip.Area and time not optimized; very slow chip.
![Page 32: booth_wallace_multiplier.ppt](https://reader035.vdocuments.site/reader035/viewer/2022070310/552c4b574a7959dc7c8b46d1/html5/thumbnails/32.jpg)
Goals AchievedGoals Achieved
As novice cadence users, our primary goal for this project As novice cadence users, our primary goal for this project was more of an academic nature: was more of an academic nature:
• We have been able to achieve completeness and overall We have been able to achieve completeness and overall
functional accuracy in our work. functional accuracy in our work. • The project was foundational and served as a great learning The project was foundational and served as a great learning
experience. experience. • It also provided us with valuable experience in effective It also provided us with valuable experience in effective
collaboration, work ethics, and a very enjoyable ongoing collaboration, work ethics, and a very enjoyable ongoing intercommunication between different project groups.intercommunication between different project groups.
![Page 33: booth_wallace_multiplier.ppt](https://reader035.vdocuments.site/reader035/viewer/2022070310/552c4b574a7959dc7c8b46d1/html5/thumbnails/33.jpg)
AcknowledgementsAcknowledgements
• Our research advisor Prof. Valencia Joyner for all her Our research advisor Prof. Valencia Joyner for all her support.support.
• All our new friends at the ECE department.All our new friends at the ECE department.
![Page 34: booth_wallace_multiplier.ppt](https://reader035.vdocuments.site/reader035/viewer/2022070310/552c4b574a7959dc7c8b46d1/html5/thumbnails/34.jpg)
Thank you…..Thank you…..
~Ruida,~Ruida,
Nahid.Nahid.