analog vlsi design
DESCRIPTION
Analog VLSI Design. Nguyen Cao Qui. Introduction to the course. Name: “ Analog VLSI Design ” Instructor: Nguyen Cao Qui email: [email protected] Goals: - PowerPoint PPT PresentationTRANSCRIPT
![Page 1: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/1.jpg)
Analog VLSI Design
Nguyen Cao Qui
![Page 2: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/2.jpg)
Introduction to the course
• Name: “ Analog VLSI Design ”• Instructor: Nguyen Cao Qui
email: [email protected]• Goals:
The goal of this course is to introduce the principles of operation, design and technology of Analog Integrated Circuits to Electrical Engineering students at Senior level. VLSI technology and analog integrated circuit design is covered with an emphasis on CMOS Technology. CMOS layout design and analog simulation tools (Cadence) are demonstrated and used. Students will do a design project and final exam at the end.
![Page 3: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/3.jpg)
Introduction to the course
• Number of credits : 3
(1: theory ; 2: homework + project +Seminar)
• Textbooks:
“CMOS: Circuit Design, Layout, and Simulation”
R. Jacob Baker
• Other Books:
"CMOS Analog Circuit Design"
Phillip E. Allen and Douglas R. Holdberg
![Page 4: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/4.jpg)
Introduction to the course
• Course Policies:
* Homework + Project : 40%
* Final Test :60% Conversion
10 ‘ Scale ABCB
0.0 F
4.0 D
4.5 D+
5.0 C
6.0 C+
7.0 B
7.8 B+
8.5 A
![Page 5: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/5.jpg)
CONTENTS
• Chapter 1: Introduction to CMOS Design• Chapter 2: The Well• Chapter 3: The Metal Layers• Chapter 4: The Active and Poly Layers• Chapter 5: CAD Tools (Cadence)• Chapter 6: Resistors, Capacitors, MOSFETs• Chapter 7: Models for Analog Design • Chapter 8: The Inverter • Chapter 9: VLSI Layout Examples• Chapter 10: Current Mirrors• Chapter 11: Amplifiers• Chapter 12: Differential Amplifiers• Chapter 13: Operational Amplifiers I• Chapter 14: Voltage References • Chapter 15: Data Converter Fundamentals (ADC)• Chapter 16: Data Converter Fundamentals (DAC)
![Page 6: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/6.jpg)
Chapter 1Introduction to CMOS Design
• CMOS (complementary metal oxide semiconductor)
• CMOS is used in most very large scale integrated (VLSI) or ultra-large scale integrated (ULSI)
• "VLSI" : chips containing thousands
or millions of MOSFETs.
• "ULSI" : containing billions, or more, MOSFETs.
• We focus simply on analog CMOS circuit design
![Page 7: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/7.jpg)
Introduction to CMOS Design
1. The CMOS IC Design Process
![Page 8: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/8.jpg)
![Page 9: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/9.jpg)
The CMOS IC Design Process
1.1 Fabrication• CMOS integrated circuits are fabricated silicon wafers.
• Each wafer contains chips or "die"
• The most common wafer size is 300 mm
![Page 10: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/10.jpg)
![Page 11: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/11.jpg)
![Page 12: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/12.jpg)
![Page 13: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/13.jpg)
2. CMOS Background
• CMOS circuit design was invented in 1963 by Frank Wanlass
• Circuit could be made with discrete complementary MOS devices, an NMOS and a PMOS
NMOS
PMOS
![Page 14: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/14.jpg)
2. CMOS Background
* Ex: CMOS Inverter
![Page 15: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/15.jpg)
2. CMOS Background
• Advantages of CMOS:
- Low power
- Layout on small area
- Can be fabricated with few defects and low cost.
95% of ICs are fabricated in CMOS
![Page 16: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/16.jpg)
3. Technology Scale Down
* The Moore’s Law : Doubling every 18 months
![Page 17: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/17.jpg)
3. Technology Scale Down
![Page 18: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/18.jpg)
Chapter 2: The Well
* Studying the well to:
• Understanding CMOS integrated circuit layout and design.
• Understanding the performance limitations and parasitics.
• Understanding the details of each fabrication (layout) layer.
![Page 19: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/19.jpg)
Chapter 2: The Well
* The Substrate (The Unprocessed Wafer)
• CMOS circuits are fabricated on and in a silicon wafer
• N-type wafer: doping with donor atoms, exp: phosphorus
• P-type wafer: doping with acceptor atoms, exp: boron
• P-type wafer: the most common substrate used
• NMOS are fabricated directly in the p-type wafer
• PMOS are fabricated in an "n-well."
![Page 20: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/20.jpg)
Chapter 2: The Well
* A Parasitic Diode
![Page 21: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/21.jpg)
Chapter 2: The Well
* Using the N-well as a Resistor
![Page 22: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/22.jpg)
2.1 Patterning
CMOS integrated circuits are formed by patterning different layers on and in the silicon wafer.
![Page 23: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/23.jpg)
2.1 Patterning
![Page 24: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/24.jpg)
2.1 Patterning
![Page 25: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/25.jpg)
2.1.1 Patterning the N-well
![Page 26: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/26.jpg)
2.2 Laying Out the N-well
![Page 27: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/27.jpg)
2.2.1 Design Rules for the N-well
![Page 28: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/28.jpg)
2.3 Resistance Calculation
![Page 29: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/29.jpg)
2.3 Resistance Calculation
![Page 30: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/30.jpg)
2.3 Resistance Calculation
* Layout of Corners
![Page 31: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/31.jpg)
2.4. PN Junction Physics - Capacitance
![Page 32: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/32.jpg)
2.4. PN Junction Physics - Capacitance
![Page 33: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/33.jpg)
2.5. Design Rules for the Well
![Page 34: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/34.jpg)
Chapter 3: The Metal Layers
• The metal layers: connect circuit elements
(MOSFETs, capacitors, and resistors).
• There are several metal layers when layout
• These levels of metal are named metal1 (M1),
metal2 (M2)…
![Page 35: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/35.jpg)
3.1 The Bonding Pad
• The interface between the die and the package
![Page 36: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/36.jpg)
3.1.1 Laying Out the Pad
![Page 37: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/37.jpg)
Capacitance of Metal-to-Substrate
![Page 38: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/38.jpg)
Insulator - Overglass layer
![Page 39: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/39.jpg)
3.2 Design and Layout Using the Metal Layers
3.2.1 Metal1 and Via1
![Page 40: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/40.jpg)
An Example Layout
![Page 41: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/41.jpg)
3.2.2 Parasitics Associated with the Metal Layers
![Page 42: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/42.jpg)
Intrinsic Propagation Delay
The velocity
The delay of the metal line
Where
![Page 43: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/43.jpg)
3.2.3 Design Rules for the Metal Layers
![Page 44: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/44.jpg)
A Layout Trick for the Metal Layers
![Page 45: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/45.jpg)
3.2.4 Contact Resistance
![Page 46: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/46.jpg)
3.4 Layout Examples
![Page 47: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/47.jpg)
3.4 Layout Examples
![Page 48: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/48.jpg)
3.4 Layout Examples
![Page 49: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/49.jpg)
3.4 Layout Examples
![Page 50: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/50.jpg)
3.4 Layout Examples
![Page 51: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/51.jpg)
Chapter 4: The Active and Poly Layers
• The active, n-select, p-select, and poly: form n-channel and p-channel MOSFETs.
• Metal layers can make an contact to the substrate or well.
• The n-select layers indicate where to implant n-type.
• The p-select layers indicate where to implant p-type.
![Page 52: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/52.jpg)
Chapter 4: The Active and Poly Layers
• The active defines an opening in the oxide.
• The active and select layers are always used together.
• The poly layer forms the gate of the MOSFETs.
• Poly is a short name for polysilicon.
![Page 53: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/53.jpg)
4.1 Layout using the Active and Poly Layers
• The Active Layer
![Page 54: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/54.jpg)
The P- and N-Select Layers
![Page 55: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/55.jpg)
The P- and N-Select Layers
![Page 56: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/56.jpg)
The Poly Layer
• The poly layer is used for MOSFET formation.
• The gate of the MOSFET is formed with the polysilicon.
• The source and drain of the MOSFET are formed with the n+ implant.
![Page 57: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/57.jpg)
Layout and cross-sectional views of a MOSFET.
![Page 58: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/58.jpg)
Layout and cross-sectional views of a MOSFET.
![Page 59: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/59.jpg)
Layout and cross-sectional views of a MOSFET.
![Page 60: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/60.jpg)
The Poly Wire
• The poly layer can also be used, as a wire.
• Poly is routed on top of the FOX.
• The main limitation when using the poly layer for interconnection is its sheet resistance.
• The sheet resistance of the metal layers is approximately 0.1 Ohm/square; The poly layer: 200 Q/square.
• The delay through a poly line can be considerably longer than a metal line.
![Page 61: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/61.jpg)
The Poly Wire
![Page 62: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/62.jpg)
4.1.1 Process Flow
![Page 63: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/63.jpg)
4.1.1 Process Flow
![Page 64: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/64.jpg)
4.2 Connecting Wires to Poly and Active
![Page 65: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/65.jpg)
4.2 Connecting Wires to Poly and Active
![Page 66: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/66.jpg)
Connecting the P-Substrate to Ground
![Page 67: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/67.jpg)
Layout of an N-Well Resistor
![Page 68: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/68.jpg)
Layout of an NMOS Device
![Page 69: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/69.jpg)
Layout of a PMOS Device
![Page 70: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/70.jpg)
Design Rules
![Page 71: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/71.jpg)
Design Rules
![Page 72: Analog VLSI Design](https://reader033.vdocuments.site/reader033/viewer/2022061410/56814e95550346895dbc3dbf/html5/thumbnails/72.jpg)