todd moore for the des collaborationps talkjune 13 th, 20071 des dhe crate system management &...
Post on 24-Dec-2015
212 Views
Preview:
TRANSCRIPT
Todd Moore for the DES Collaboration PS Talk June 13th , 2007 1
DES
DHE CRATE
SYSTEM MANAGEMENT
& CONTROL
Todd MooreUniversity of Illinois, at Urbana-Champaign
Todd Moore for the DES Collaboration PS Talk June 13th , 2007 2
Requirements
• Protection:– DES Monsoon boards.– CCDs– Power Supplies
• Monitoring:– DHE system voltages– DHE system temperature– Cooling fan speed– DHE crate system management power supply voltage
• Control– Power supply power-up/down sequencing– Temperature of DHE, via fan speed control (Optional)– Optically isolated ‘DHE system shutoff’ signal– Optically isolated ‘DHE system OK’ signal
Todd Moore for the DES Collaboration PS Talk June 13th , 2007 3
Requirements
• Communications (I2C/SMBus)– Optically isolated SDA (Serial Data Line) signal– Optically isolated SCL (Serial Clock Line) signal
• Form factor– 6Ux80mm transition board, to be installed in MCB
transition board slot
OR– Space left where Vicor supplies was mounted
• Power comes from either dedicated supply or cooling fan power supply, with volt regulators on trans card
Todd Moore for the DES Collaboration PS Talk June 13th , 2007 4
Functional Diagram
DHE POWER SUPPLY
COOLING FAN SENSOR
TEMPERATURESENSOR
MONITORINGLOGIC
ENABLE/DISABLE
MEASURINGLOGIC
DHE POWERINPUT
CONTROLLOGIC
COMMUNICATION
NATIONAL INSTRUMENT
SLOW CONTROLEQUIPMENT
MEMORY
CONTROL
POWER RAILS
* DHE SYSTEM OK
* COMMUNICATIONS
DATA
* OPTICALLY ISOLATED I/O
T.MooreUniversity of Illinois at
Urbana-Champaign6.7.07
DHE SYSTEM MANAGEMENT & CONTROL FUNCTIONAL DIAGRAM
* EMERGENCY SHUTOFF
DATA
COOLING FANS
FAN/DHE MAN. SYSTEM
POWER SUPPLY
Todd Moore for the DES Collaboration PS Talk June 13th , 2007 5
Functional Description
• Responds immediately to:– Overvoltage fault condition– Overtemp fault condition– Cooling fan speed fault condition– External ‘DHE system shutoff’ signal
• Telescope slow controls can only:– Interrogate DHE system management to find out the current
values – Execute a ‘DHE system shutoff’ signal to shut off all DHE
supplies but remain on for interrogation from telescope slow controls
– Reboot the DHE management system power supplies via turning off management system power supply
Todd Moore for the DES Collaboration PS Talk June 13th , 2007 6
System Reboot Process Flow
*System Reboot?
DHE Management
System is OFF
Turn On Monitoring Circuitry After
Management System Power Supply Has
Come Up
Is Cooling Fan Speed Fault
Condition Set?
Notify Telescope Control By
Releasing ‘DHE System OK’ Signal
Power-Up Rest Of DHE
Power Supplies
Fault Condition Process
Flow
YESNO
YESNO
Reboot DHE System Mgmt. Power Supply
DHE System Shutoff Mode
Todd Moore for the DES Collaboration PS Talk June 13th , 2007 7
Fault Condition Process Flow
Is Fault Condition Set?
Assert ‘DHE System OK’
Signal
Store All Monitored Values to Memory
Power Down All Supplies Except
System Management Power
Supply
Notify Telescope Control By
Releasing ‘DHE System OK’ Signal
Fault Condition Process
Flow
YESNO
Continue RunningNormally
DHE System Shutoff Mode
Todd Moore for the DES Collaboration PS Talk June 13th , 2007 8
Emergency & DHE System Shutoff Process Flow
Store All Monitored Values to Memory
Power Down All Supplies Except
System Management Power
Supply
Notify Telescope Control By
Releasing ‘DHE System OK’ Signal
Emergency Shutdown Signal From Telescope Slow Controls
Shut Off System Mgmt. Power
Supply?
Turn Off System Mgmt. Power
Supply
YESNO
DHE System Shutoff Mode
Reboot System Mgmt. Power
Supply?
Keep DHE System Power Supplies OFF
YESNO
Wait For Interrogation By Slow Controls
Reboot DHE System Mgmt. Power Supply
DHE System Shutoff Mode
Todd Moore for the DES Collaboration PS Talk June 13th , 2007 9
uController/Hardware Monitor Choice
• ADuC7019 – ADuC7028 Precision analog microcontroller– Analog I/O
• Multichannel, 12-bit, 1 MSPS ADC, up to 16 ADC channels• Up to 4 12-bit voltage output DACs• On-chip temperature sensor• Voltage comparator
– Microcontroller• ARM7TDMI core, 16 bit/32 bit RISC architecture• JTAG support
– Clocking options• Trimmed on-chip oscillator (±3%)• External watch crystal• External clock source up to 44 MHz• 41.78 MHz PLL with programmable divider
Todd Moore for the DES Collaboration PS Talk June 13th , 2007 10
uController/Hardware Monitor Choice
– Memory• 62 kB flash/EE memory, 8 kB SRAM
– On-chip peripherals• UART, 2 × I2C® and SPI® serial I/O
• Up to 40-pin GPIO port
• 4× general-purpose timers
• Wake-up and watchdog timers (WDT)
• Power supply monitor
• 3-phase, 16-bit PWM generator (for fan speed regulation)
• Programmable logic array (PLA)
• External memory interface, up to 512 kB
• We have an evaluation board
Todd Moore for the DES Collaboration PS Talk June 13th , 2007 11
Additional Choices
• External temperature monitor– NE1617A or ADT7461
• Uses on-board temp sensor & remote temp sensor, which can be a 2N3904/2N3906 transistor
• Uses SMBus for communication
– National Semi LM75
• Other uControllers/Hardware monitors– Actel Fusion mixed-signal FPGA– National Semi LM80
top related