al462b evb a0 - averlogic.com

AL462B-EVB-A0-User Manual

©2018 Copyright by AverLogic Technologies, Corp. Version 1.0

AL462B-EVB-A0 Evaluation Board with HSMC Interface

User Manual Version 1.0

INFORMATION FURNISHED BY AVERLOGIC IS BELIEVED TO BE ACCURATE AND RELIABLE. HOWEVER, NO RESPONSIBILITY IS ASSUMED BY AVERLOGIC FOR ITS USE, OR FOR ANY INFRINGEMENTS OF PATENTS, OR OTHER RIGHTS OF THIRD PARTIES THAT MAY RESULT FROM ITS USE. NO LICENSE IS GRANTED BY IMPLICATION OR OTHERWISE UNDER ANY PATENT OR PATENT RIGHTS OF AVERLOGIC.

©2018 by AverLogic Technologies, Corp.


©2018 Copyright by AverLogic Technologies, Corp. Version 1.0 2

Amendments

Revise Date Contents Author

2018.12.28 Formal Release Version 1.0 Ken Liu

Disclaimer

THE CONTENTS OF THIS DOCUMENT ARE SUBJECT TO CHANGE WITHOUT NOTICE. AVERLOGIC TECHNOLOGIES RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. AVERLOGIC DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. CUSTOMERS ARE ADVISED TO CONSULT WITH AVERLOGIC OR ITS COMMERCIAL DISTRIBUTORS BEFORE ORDERING.



Table of Contents

1 INTRODUCTION .......................................................................................... 4

1.1 KIT CONTENT ................................................................................................................. 4

2 EVB CONTROL INTERFACE ...................................................................... 5

2.1 BOARD VIEW .................................................................................................................. 5

2.2 USER CONTROL INTERFACE ............................................................................................ 6

3 ADAPTOR INTERFACE .............................................................................. 7

3.1 ALTERA HSMC CONNECTOR ........................................................................................... 7

3.2 J1/J3 DEBUG PORT – 40-PIN HEADERS ........................................................................... 9

4 MECHANICAL SPECIFICATION ............................................................... 10



1 Introduction

The AL462 HSMC EVB is designed for connecting the AL462 chip to an ALTERA FPGA

board. This configuration facilitates design verification/validation when developing or testing

with the AL462 chip.

The HSMC connector is a modified version of a standard high-speed Samtec connector,

which is pin-to-pin compatible with the Cyclone V FPGA host board’s HSMC connector.

We also provide an FPGA sample code for Cyclone V GX Kit. Please contact your

AverLogic representative for more information.

1.1 EVB Content

Evaluation Board 5V Power Adapter



2 EVB Control Interface

2.1 Board View

Top Side Bottom Side

HSMC Connector

1

Short Open

AL462

J3 J1

J4

J5

J6

S2

S1

JP1

JP2

ST1 ST2

ST3 ST4

ST5 ST6

S3 J2

SW1

J7 (Bottom)

On Off



2.2 User Control Interface

Name Function Default

SW1 Reset /

J1 Data Pins for debugging /

J2 5V DC Power /

J3 Data Pins for debugging /

J4 Pin1:RCKO_0; Pin 2:RCKO_1; Pin 3:RENO_0; Pin 4:RENO_1 /

J5 Pin1:WFSEL_0; Pin 2:WFSEL_1; Pin 3:RFSEL_0; Pin 4:RFSEL_1 /

J6 Pin1:WE_IE_SEL; Pin 2:PLRTY; Pin 3:TFEN; Pin 4:16EN /

J7 HSMC Connector /

S1 IE0 & IE1 enable pins Short/On

S2 OE0 and OE1 enable pins Short/On

S3 Power Switch /

JP1 Reserved for I/O Power /

JP2 Reserved for I/O Power /

ST1 1-8 DL_CFG_0 2-7 DL_CFG_1 3-6 DL_CFG_1 4-5 TMOD_2

Open/Off Open/Off Open/Off Open/Off

ST2 1-8 D_CFG_4 2-7 D_CFG_5 3-6 RCKOINV_0 4-5 RCKOINV_1


ST3 1-8 D_CFG_4 2-7 D_CFG_5 3-6 RCKOINV_0 4-5 RCKOINV_1


ST4 1-8 RCKO_0 2-7 RCKO_1 3-6 RENO_0 4-5 RENO_1

Short/On Short/On Short/On Short/On

ST5 1-8 WFSEL_0 2-7 WFSEL_1 3-6 RFSEL_0 4-5 RFSEL_1


ST6 1-8 WE_IE_SEL 2-7 PLRTY 3-6 TFEN 4-5 16EN

Short/On Open/Off Open/Off Open/Off

S1



3 Adaptor Interface

3.1 Altera HSMC connector

The HSMC connector reference part numbers are listed in the table directly below. The

HSMC reference label on the adaptor board is J7.

Altera-Specific Samtec Part Number

ASP-122952-01

Table: HSMC Part Numbers

The user interface between the evaluation board and the HSMC connector is shown in the

Pin Description table below.

AL462 J1/J3 Debug Port HSMC

AL462 I/O Signal Name Pin Number Signal Name Pin Number

DI_31 HSMC_DI_31 J1/1 HSMC_DI_Ch2_15 41


































WEN_1 HSMC_DI_DE2 J1/35 HSMC_DI_Ch2_WEN 89

WEN_0 HSMC_D1_DE1 J1/36 HSMC_DI_Ch1_WEN 90

WRST_1 HSMC_DI_VS2 J1/37 HSMC_DI_Ch2_RST 91

WRST_0 HSMC_DI_VS1 J1/38 HSMC_DI_Ch1_RST 92

IE_1 HSMC_DI_CH2_IE J1/33 HSMC_DI_Ch2_IE 95

IE_0 HSMC_DI_CH1_IE J1/34 HSMC_DI_Ch1_IE 96

WCLK_1 HSMC_DI_CKL2 J1/39 HSMC_DI_Ch2_CLK 97

WCLK_0 HSMC_D1_CKL1 J1/40 HSMC_DI_Ch1_CLK 98

DO_31 HSMC_DO_31 J3/1 HSMC_DO_CH2_15 101
































REN_1 HSMC_DO_DE2 J3/35 HSMC_DO_Ch2_REN 149

REN_0 HSMC_DO_DE1 J3/36 HSMC_DO_Ch1_REN 150

RRST_0 HSMC_DO_VS2 J3/37 HSMC_DO_Ch2_RST 151

RRST_1 HSMC_DO_VS1 J3/38 HSMC_DO_Ch1_RST 152

OE_1 HSMC_DO_CH2_OE J3/33 HSMC_DO_Ch2_OE 155

OE_0 HSMC_DO_CH1_OE J3/34 HSMC_DO_Ch1_OE 156

RCLK_1 HSMC_DO_CLK2 J3/39 HSMC_DO_Ch2_CLK 157

RCLK_0 HSMC_DO_CKL1 J3/40 HSCM_DO_Ch1_CLK 158

Table: HSMC Pin Description



The HSMC connector pin-map for the adaptor is illustrated in the figure below.

Figure: HSMC Connector Pin-Map.

3.2 J1/J3 Debug Port – 40-pin Headers

The pin-maps for the two headers are shown in the figure below.

Figure: Two Debug Port Pin-Map

J1 J3



4 Mechanical Specification

Diagram

150mm

150mm

164mm

35.6mm

35.6mm



CONTACT INFORMATION

Averlogic Technologies Corp. E-mail: [email protected]

URL: http://www.averlogic.com

http://www.averlogic.com/

al462b evb a0 - averlogic.com

Documents