aes acceleration via fpga co-processor

18

Upload: quinn-hicks

Post on 31-Dec-2015

47 views

Category:

Documents


3 download

DESCRIPTION

AES Acceleration Via FPGA Co-Processor. Adam Jackson Daniel Risse Iowa State University CprE 583 Fall 2009. AES Acceleration Via FPGA Co-Processor. Team Members & Responsibilities Adam Jackson Primary hardware AES implementation Coprocessor Interfacing Daniel Risse (project “leader”) - PowerPoint PPT Presentation

TRANSCRIPT

Page 1: AES Acceleration Via FPGA Co-Processor
Page 2: AES Acceleration Via FPGA Co-Processor

Team Members & Responsibilities› Adam Jackson

Primary hardware AES implementation Coprocessor Interfacing

› Daniel Risse (project “leader”) Linux installation on PPC440 on FPGA Software configuration/building

› Documentation and reporting duties shared

Page 3: AES Acceleration Via FPGA Co-Processor

Motivation› AES can be greatly accelerated in hardware› Possible parallelism› Multiple tools can benefit from accelerated

AES Goal

› AES coprocessor› Linux running on ml507 board› Accelerated instruction integration

Page 4: AES Acceleration Via FPGA Co-Processor
Page 5: AES Acceleration Via FPGA Co-Processor

128-bit data/key AES Linux running on ml507 board Accelerated instruction integration Complete Paper and Presentation

Slides Submit Final Paper Final Presentation/Demo

Page 6: AES Acceleration Via FPGA Co-Processor

Implementation› AES data width greater than APU bus width › Difficulty of installing/running Linux kernel on

PPC› Difficulty of configuration and cross-compilation› Difficulty of integrating accelerated instructions

into existing software Conceptual

› AES Algorithm› Cross-compilation› Open-source code modification

Page 7: AES Acceleration Via FPGA Co-Processor

128-bit case› Data to encrypt is 4x4 matrix of bytes› Iterate through rounds

Substitute each byte Lookup-table of “S-boxes”

Rotate-shift bytes within each row Mix Columns XOR each byte with round-key

Round keys derived from key-schedule algorithm› Final Round

Same as other rounds, but omits column-mixing Decryption is the inverse algorithm using the

same key

Page 8: AES Acceleration Via FPGA Co-Processor
Page 9: AES Acceleration Via FPGA Co-Processor
Page 10: AES Acceleration Via FPGA Co-Processor
Page 11: AES Acceleration Via FPGA Co-Processor
Page 12: AES Acceleration Via FPGA Co-Processor
Page 13: AES Acceleration Via FPGA Co-Processor
Page 14: AES Acceleration Via FPGA Co-Processor
Page 15: AES Acceleration Via FPGA Co-Processor

Clone git trees from Xilinx Setup build environment (assumes ELDK) Configure and make Linux kernel image Load hardware BIT file onto FPGA Use XMD to connect to PPC and upload

ELF file, run Cross-compile custom software on host

machine with statically-linked libraries Upload to Linux on PPC via FTP Can interact with Linux on PPC via

minicom or telnet

Page 16: AES Acceleration Via FPGA Co-Processor

Integrate accelerated AES into other applications like SCP/SFTP, SSH, SSL/TLS

Integrate software into Linux image build (persistence)

Page 17: AES Acceleration Via FPGA Co-Processor

[1] Xilinx, ”Embedded Processor Block in Virtex-5 FPGAs, Reference Guide,” Jan. 20, 2009, [Online] Available: http://www.xilinx.com/support/documentation/user guides/ug200.pdf

[2] National Institutue of Standards and Technology, ”Federal Information Processing Standard 197, Announcing the AES ENCRYPTION STANDARD,” Available: http://csrc.nist.gov/publications/fips/fips197/fips-197.pdf

[3] W. Stallings, Cryptography and Network Security, Upper Saddle River, NJ: Prentice Hall, 2003, pp. 133, 139-171.

[4] ”Configuring, Building and Loading PowerPC Linux,” Oct. 6, 2009. [Online] Available: http://xilinx.wikidot.com/powerpc-linux [Accessed: Dec. 9, 2009]

[5] Wikipedia, ”Advanced Encryption Standard,” Dec. 8, 2009. [Online] Available: http://en.wikipedia.org/wiki/Advanced Encryption Standard [Accessed: Oct. 22, 2009]

Page 18: AES Acceleration Via FPGA Co-Processor

Questions?