17128_comp org assignment

2
CSE:211 Computer organization and architecture Homework1 Note: Each question carries 5 marks 1. A) Construct a logic diagram for 16:1 multiplexer , 4:16 decoder , 1:8 demultiplexer , 3:8 encoder? B) What is the difference between serial and parallel transfer? Using a shift register with parallel load , explain how to convert serial input data to parallel output and parallel input to serial output? 2. A) Starting from an initial value of R=11011101, determine the sequence of binary values in R after a logical shift left , followed by circular shift right , followed by a logical shift and a circular shift left. B) Consider the following register transfer statements for two 4- bit registers R1 and R2. xT: R1<-R1+R2 x’T:R1<-R2 every time that variable T=1 either the content of R2 is added to the constant of R1 if x=1 , or the content of R2 is transferred to R1 if x=0 draw a diagram showing the hardware implementation of the two statements . Use the block diagrams for the two 4-bit registers, a 4bit-adder, and a quadruple 2-to-1 line multiplexer that selects the inputs to R1. In the diagram, show how the control variables x and T selects the inputs of the multiplexer and the load register of load R1. 3. A) Given the boolean function F=xy’z+x’y’z+xyz a. List the truth table of the function. b. Draw the logic diagram using the original Boolean expression. c. Simplify the algebraic expression using Boolean algebra. d. List the truth table for the function from the simplified expression and show that it is the same as the truth table in part (a).

Upload: sahil-chopra

Post on 28-Oct-2014

20 views

Category:

Documents


0 download

TRANSCRIPT

Page 1: 17128_comp Org Assignment

CSE:211 Computer organization and architecture

Homework1

Note: Each question carries 5 marks

1. A) Construct a logic diagram for 16:1 multiplexer , 4:16 decoder , 1:8 demultiplexer , 3:8 encoder?B) What is the difference between serial and parallel transfer? Using a shift register with

parallel load , explain how to convert serial input data to parallel output and parallel input to serial output?

2. A) Starting from an initial value of R=11011101, determine the sequence of binary values in R after a logical shift left , followed by circular shift right , followed by a logical shift and a circular shift left.B) Consider the following register transfer statements for two 4-bit registers R1 and R2.xT: R1<-R1+R2x’T:R1<-R2every time that variable T=1 either the content of R2 is added to the constant of R1 if x=1 , or the content of R2 is transferred to R1 if x=0 draw a diagram showing the hardware implementation of the two statements . Use the block diagrams for the two 4-bit registers, a 4bit-adder, and a quadruple 2-to-1 line multiplexer that selects the inputs to R1. In the diagram, show how the control variables x and T selects the inputs of the multiplexer and the load register of load R1.

3. A) Given the boolean function

F=xy’z+x’y’z+xyz

a. List the truth table of the function.b. Draw the logic diagram using the original Boolean expression.c. Simplify the algebraic expression using Boolean algebra.d. List the truth table for the function from the simplified expression and show that it is the

same as the truth table in part (a).e. Draw the logic diagram from the simplified expression and compare the total number of

gates with the diagram of part (b).

B) Register A holds the 8 bit-binary 11011001. Determine the B oprand and the logic microoperation to be performed in order to change the value in A to:a. 01101101b. 11111101

4. A sequential circuit has two D flip flops A and B, two inputs x and y , and one output z. the flip flop input equations and the circuit output as follows:

Da=x’y+xA

Page 2: 17128_comp Org Assignment

Db=x’B+xA

z=B

a. Draw the logic diagram for the circuit.b. Tabulate the state table.

5. Make a 4 bit counter using D flip flop.6. Show the block diagram of the hardware that implements the following register transfer

statement: yT2: R2←R1, R1←R2