101-1 under-graduate project techniques in vlsi design
DESCRIPTION
101-1 Under-Graduate Project Techniques in VLSI design. Speaker: Yu-Min Lin Advisor: Prof. An- Yeu Wu Date: 2012/10/23. Some slides come from Prof. Chien’s course — DSP in VLSI Design. Outline. Techniques in VLSI design Iteration Bound Pipelining & Parallel Retiming - PowerPoint PPT PresentationTRANSCRIPT
![Page 1: 101-1 Under-Graduate Project Techniques in VLSI design](https://reader035.vdocuments.site/reader035/viewer/2022070423/5681672f550346895ddbd45c/html5/thumbnails/1.jpg)
ACCESS IC LAB
Graduate Institute of Electronics Engineering, NTU
101-1 Under-Graduate ProjectTechniques in VLSI design
Speaker: Yu-Min LinAdvisor: Prof. An-Yeu Wu
Date: 2012/10/23
Some slides come from Prof. Chien’s course — DSP in VLSI Design
![Page 2: 101-1 Under-Graduate Project Techniques in VLSI design](https://reader035.vdocuments.site/reader035/viewer/2022070423/5681672f550346895ddbd45c/html5/thumbnails/2.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
page2
OutlineTechniques in VLSI design
Iteration BoundPipelining & ParallelRetimingUnfolding / Folding
![Page 3: 101-1 Under-Graduate Project Techniques in VLSI design](https://reader035.vdocuments.site/reader035/viewer/2022070423/5681672f550346895ddbd45c/html5/thumbnails/3.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
page3
Critical PathThe path with the longest computation time
among all paths that contain zero delays
![Page 4: 101-1 Under-Graduate Project Techniques in VLSI design](https://reader035.vdocuments.site/reader035/viewer/2022070423/5681672f550346895ddbd45c/html5/thumbnails/4.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
page4
Loop BoundLoop — A directed path that begins and ends
at the same node
Loop Bound — The lower bound on the loop computation timeLoop Bound T = t / wt — loop computation timew — # of delays in the loop
![Page 5: 101-1 Under-Graduate Project Techniques in VLSI design](https://reader035.vdocuments.site/reader035/viewer/2022070423/5681672f550346895ddbd45c/html5/thumbnails/5.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
page5
Iteration BoundCritical Loop —
The loop with the maximum loop boundIteration Bound —
Loop bound of the critical loop
![Page 6: 101-1 Under-Graduate Project Techniques in VLSI design](https://reader035.vdocuments.site/reader035/viewer/2022070423/5681672f550346895ddbd45c/html5/thumbnails/6.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
page6
Iteration Bound
Iteration bound is the lower bound on the sample/clock period of the DSP program regardless of the amount of computing resources available
![Page 7: 101-1 Under-Graduate Project Techniques in VLSI design](https://reader035.vdocuments.site/reader035/viewer/2022070423/5681672f550346895ddbd45c/html5/thumbnails/7.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
page7
Pipelining & ParallelPipelining and parallel are the most important
design techniques in VLSI DSP systems
Pipelining — Different function units working in parallel
Parallel — Duplicated function units working in parallel
![Page 8: 101-1 Under-Graduate Project Techniques in VLSI design](https://reader035.vdocuments.site/reader035/viewer/2022070423/5681672f550346895ddbd45c/html5/thumbnails/8.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
page8
Pipelining & Parallel
![Page 9: 101-1 Under-Graduate Project Techniques in VLSI design](https://reader035.vdocuments.site/reader035/viewer/2022070423/5681672f550346895ddbd45c/html5/thumbnails/9.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
page9
PipeliningHow to do pipelining?
Put pipelining registers across an feed-forward cutset
Drawbacks of Pipelining — Increasing latencyIncreasing the number of registers
![Page 10: 101-1 Under-Graduate Project Techniques in VLSI design](https://reader035.vdocuments.site/reader035/viewer/2022070423/5681672f550346895ddbd45c/html5/thumbnails/10.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
page10
Parallel
![Page 11: 101-1 Under-Graduate Project Techniques in VLSI design](https://reader035.vdocuments.site/reader035/viewer/2022070423/5681672f550346895ddbd45c/html5/thumbnails/11.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
page11
Parallel
Drawbacks of Pipelining — Large hardware cost
![Page 12: 101-1 Under-Graduate Project Techniques in VLSI design](https://reader035.vdocuments.site/reader035/viewer/2022070423/5681672f550346895ddbd45c/html5/thumbnails/12.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
page12
RetimingRetiming —
A transformation technique used to change the locations of delay elements in circuit without affecting the input/output characteristics
Applications of retiming — Reducing the clock periodReducing the number of registers
![Page 13: 101-1 Under-Graduate Project Techniques in VLSI design](https://reader035.vdocuments.site/reader035/viewer/2022070423/5681672f550346895ddbd45c/html5/thumbnails/13.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
page13
Retiming
Pipelining is a special case of retiming
![Page 14: 101-1 Under-Graduate Project Techniques in VLSI design](https://reader035.vdocuments.site/reader035/viewer/2022070423/5681672f550346895ddbd45c/html5/thumbnails/14.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
page14
RetimingReducing the clock period —
![Page 15: 101-1 Under-Graduate Project Techniques in VLSI design](https://reader035.vdocuments.site/reader035/viewer/2022070423/5681672f550346895ddbd45c/html5/thumbnails/15.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
page15
RetimingReducing the number of registers —
![Page 16: 101-1 Under-Graduate Project Techniques in VLSI design](https://reader035.vdocuments.site/reader035/viewer/2022070423/5681672f550346895ddbd45c/html5/thumbnails/16.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
page16
UnfoldingUnfolding is similar to parallel processing
![Page 17: 101-1 Under-Graduate Project Techniques in VLSI design](https://reader035.vdocuments.site/reader035/viewer/2022070423/5681672f550346895ddbd45c/html5/thumbnails/17.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
page17
UnfoldingSample/Clock period reduction —
![Page 18: 101-1 Under-Graduate Project Techniques in VLSI design](https://reader035.vdocuments.site/reader035/viewer/2022070423/5681672f550346895ddbd45c/html5/thumbnails/18.jpg)
ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU
page18
Folding