# parametric cochlea implemented in fpga

Post on 23-Feb-2016

33 views

Embed Size (px)

DESCRIPTION

Parametric Cochlea implemented in FPGA. Input signal. Generated events. Zero crossing. Median Filter. Threshold/ S Trigger. N IIR filters. Energy extraction. …. …. …. Abs and S/H. MAC based filters. Thresholds. Parameters. Clock frequency Sampling frequency - PowerPoint PPT PresentationTRANSCRIPT

PowerPoint Presentation

Parametric Cochlea implemented in FPGAN IIR filtersMAC based filtersParameters Clock frequency Sampling frequencyNumber of filters (power of 2)Input/Output/Coefficients precision.Central frequencies.

InputsignalZero crossingEnergy extractionAbs and S/H How many times we downsample.

MedianFilter Number of Taps for the median filter

Threshold/S TriggerThresholds.Delay.

GeneratedeventsThresholds

The filters are two pole filters based on MAC, since their implementation in VHDL makes it more compact.The central frequencies can be determined in two ways, you either provide the range of frequencies giving the minimum and maximum frequencies, specifying if you want them to be logarithmically spaced, or you can provide a vector with the central frequencies you want.1

Inspired by:Cochlear innervation in the greater horseshoe bat: Demonstration of an acoustic FOVEA. Volkmar Bruns and Edeltraut Schmieszek (1980)The filters are two pole filters based on MAC, since their implementation in VHDL makes it more compact.The central frequencies can be determined in two ways, you either provide the range of frequencies giving the minimum and maximum frequencies, specifying if you want them to be logarithmically spaced, or you can provide a vector with the central frequencies you want.2

Recommended