Upload File

dram product lineweb-server.issi.com/pdf/imm-2010.pdf · sram portfolio dram portfolio 64kb 256kb...

  • Home
  • Documents
  • DRAM PRODUCT LINEweb-server.issi.com/pdf/IMM-2010.pdf · SRAM Portfolio DRAM Portfolio 64Kb 256Kb 512Kb 1Mb 2Mb 3Mb 4Mb 8Mb16Mb36Mb72Mb144Mb 5V High Speed Async. Ultra Low Power Pseudo
4

Upload: others

Post on 20-Jul-2020

13 views

Category:

Documents


0 download

Report

TRANSCRIPT

Page 1: DRAM PRODUCT LINEweb-server.issi.com/pdf/IMM-2010.pdf · SRAM Portfolio DRAM Portfolio 64Kb 256Kb 512Kb 1Mb 2Mb 3Mb 4Mb 8Mb16Mb36Mb72Mb144Mb 5V High Speed Async. Ultra Low Power Pseudo
Page 2: DRAM PRODUCT LINEweb-server.issi.com/pdf/IMM-2010.pdf · SRAM Portfolio DRAM Portfolio 64Kb 256Kb 512Kb 1Mb 2Mb 3Mb 4Mb 8Mb16Mb36Mb72Mb144Mb 5V High Speed Async. Ultra Low Power Pseudo

1940 Zanker Rd. • San Jose, CA. 95112 • Tel: 408.969.6600 • [email protected] • www.issi.com

• Long-termsupportforallISSISRAMs:7-10yearstypical

• LegacyAsynchronousSRAMs:64Kb-8Mb, including 5V options

• HighSpeedAsynchronousSRAMs:1Mb-16Mb, x8, x16, x32 options

• LowPowerAsynchronousSRAMs:1Mb-8Mb, Ultra-Low Power

• PseudoSRAMs:4Mb-64Mb, PSRAM and CRAM options

• SynchronousSRAMs:Up to 72Mb, with QDRII options

• Ind.(-40oCto+85oC)andAuto.(-40oCto+125oC)temperatures

• Providewaferlevel(die)solutions

► DRAM PRODUCT LINEStrategy:Providecompleteportfoliooflow-to-mediumdensityandlowpowerDRAMs

• Long-termsupportforallISSIDRAMs:7-10yearstypical

• SDRAMinalldensitiesupto512Mb,includingx32products(SDR,DDR,DDR2)

• MobileDRAMsforSDRandDDRfamiliesforpowersensitiveappli-cation

• EDO/FPAsynchronousDRAM:3.3Vand5V

• Ind.(-40oCto+85oC)andAuto.(-40oCto+105oC)temperatures

• Copperleadframeforenhancedreliabilityatextremetemperature

• LeadedBGAsupport

• ProvideKnownGoodDie(KGD)solutions

► SRAM PRODUCT LINEStrategy:ProvidecompleteportfolioofAsynchronousandSynchronousSRAMs

Page 3: DRAM PRODUCT LINEweb-server.issi.com/pdf/IMM-2010.pdf · SRAM Portfolio DRAM Portfolio 64Kb 256Kb 512Kb 1Mb 2Mb 3Mb 4Mb 8Mb16Mb36Mb72Mb144Mb 5V High Speed Async. Ultra Low Power Pseudo

1940 Zanker Rd. • San Jose, CA. 95112 • Tel: 408.969.6600 • [email protected] • www.issi.com

SRAM Portfolio

DRAM Portfolio

64Kb 256Kb 512Kb 1Mb 2Mb 3Mb 4Mb 8Mb 16Mb 36Mb 72Mb 144Mb5V

High Speed Async.

Ultra Low Power

Pseudo SRAMS

Std./ No-Wait (ZBT) Sync.

QUAD(1)

DDRII

QUADP/ DDR-IIP(2)

Status Production/Sampling In Development/Planning

4Mb 16Mb 32Mb 64Mb 128Mb 256Mb 512Mb 1Gb 2Gb

5V EDO/FP

3.3V EDO/FP

3.3V SDR Sync.

1.8V and 2.5V SDR Sync.

1.8V/2.5V/3.3V Mobile SDR Sync.

2.5V DDR

1.8V Mobile DDR

DDR2

DDR3

Notes:1. QUAD - Compatible to QDR-II™2. QUADP/DDRIIP - (Compatible to QDR-II+™)3. PSRAM = 32Mb4. PSRAM = 64Mb

(3) (4)

Page 4: DRAM PRODUCT LINEweb-server.issi.com/pdf/IMM-2010.pdf · SRAM Portfolio DRAM Portfolio 64Kb 256Kb 512Kb 1Mb 2Mb 3Mb 4Mb 8Mb16Mb36Mb72Mb144Mb 5V High Speed Async. Ultra Low Power Pseudo

Quality and Reliability

ISSIisafablessemiconductorcompanythatdesignsandmarketsspecialtymemoryproductsforhighreliability,extendedtemperatureapplicationsforindustrial,medicalandmilitary-aerospaceapplications.Qualityandreliabilityareoftheupmostimportancefortheequipmentmanufacturedintheindustrial/medical/hi-relmarketsegments.AtISSI,excellentqualityandreliabilityaredesignedin,notjusttested-in.Theemphasisonqualityandreliabilitystartsattheearliestpointofproductdesignandcontinuesateverystep,rightthroughtocustomershipment.ISSIisISO9001:2000certified,allfoundrypartnersareISO/TS16949certified,andoursubconsareISO/QS9000compliant.

Extended Temperature

The equipment in the industrial/medical/hi-rel market segment is often exposed to extendedtemperatures.AtISSIourmemoryproductsaredesignedand100%testedtomeettheseextendedtemperatures.ISSIsupportstestflowstargetedtomeetthestringentapplicationdemands.Inadditionweprovideproductindie(orwafer)formandhavevalueaddeddiedistributorpartnerswhocansupportevenmoreextremeoperatingconditions.

Long-Term Product Support

Theextendeddesign,manufacturingandsupport requirementsof the industrial/medical/hi-relmarketsegmentsrequiressuppliersthatprovideproductswithequallylongproductlifecycles.AtISSIlong-termproductsupportofourmemoryproductlinesisaveryimportantpartofwhatwedo.YoucanbeconfidentthatISSIwillprovideandsupportyourmemoryneedsthroughthelifecycleofyourproduct.

At ISSIwehaveawide rangeofDRAM,SRAMandPSRAMswith thequalityand reliability,extendedtemperatureranges,andthelong-termsupportnecessarytosupporttheneedsofthismarketsegment.

ISSI Sales Offices

About ISSI

1940 Zanker Rd. • San Jose, CA. 95112 • Tel: 408.969.6600 • [email protected] • www.issi.com

*HEADQUARTERS West Coast Office San Jose, CA 408-969-6600 Tel. 408-969-7800 Fax

Taiwan Office Hsin-Chu886-3-5780333 Tel. 886-3-5783000 Fax

China Office Shanghai 86-21-50802288 Tel. 86-21-50802028 Fax

Korea Office Kyunggi-Do82-31-715-6406 Tel. 82-31-715-6209 Fax

Europe Office Devon England44-1803-840110 Tel. 44-1803-865199 Fax

Taiwan Office Taipei 886-2-26962140 Tel. 886-2-26962252 Fax

China Office Shenzhen86-755-26633977 Tel. 86-755-26633984 Fax

Japan Office Tokyo81-3-5339-2950 Tel. 81-3-5339-2951 Fax

Brazil Office55-11-2574-7270 Tel.55-11-7985-0505 Tel. 55-11-5181-2387 Fax

China Office Beijing 86-10-82274081 Tel. 86-10-82274082 Tel. 86-10-82274079 Fax

China Office Hong Kong852-23192211 Tel. 852-23192004 Fax


Co-Architecting Controllers and DRAM to Enhance DRAM ...camelab.org/uploads/Main/Co-Architecting Controllers and DRAM to... · Co-Architecting Controllers and DRAM to Enhance DRAM

Descargar (512kB)

Xilinx Zynq-7000 EPP...Memory L1 Cache 32KB I / D, L2 Cache 512KB, on-chip Memory 256KB External Memory Support DDR3, DDR2, LPDDR2, 2x QSPI, NAND, NOR Peripherals 2x USB 2.0 (OTG),

RE01-1500KB-256KB Group Getting Started Guide …

Gather-Scatter DRAM - Carnegie Mellon Universityusers.ece.cmu.edu/~omutlu/pub/GSDRAM-gather-scatter-dram... · 2015. 12. 30. · Gather-Scatter DRAM In-DRAM Address Translation to

Embedded Dram

光洋电子（无锡）有限公司-光洋电子（无锡）有限公司 · 20jsp l=2m l=iom l=3m 1-—0.6m 512kb sram 256kb imb sram 256kb 1.5mb sram 256kb 16,ã/16k) ch2Ë) g c

Adaptive-Latency DRAM: Optimizing DRAM Timing …users.ece.cmu.edu/~omutlu/pub/adaptive-latency-dram_hpca15.pdf · Adaptive-Latency DRAM: Optimizing DRAM Timing for the Common

Gather-Scatter DRAM: In-DRAM Address ranslationT …people.inf.ethz.ch/omutlu/pub/GSDRAM-gather-scatter-dram...Gather-Scatter DRAM: In-DRAM Address ranslationT to Improve the Spatial

ettrends.etri.re.kr · rule -x SRAM 04K SRAM DRAM a 0 16K SRAM 64K DRAM oa 256K DRAM 64K SRAM 1M DRAM 256K SRAM 4M DRAM SRAM 88 16M DRAM SRAM 10 10 10 10 10 0.8 0.6 70 4K DRAM 72

ProactiveDRAM: A DRAM-initiated Retention Management ......DRAM cell DRAM row sense amp DRAM bank subarray wordline bitline Fig. 2. DRAM internal bank architecture. banks. A rank can

Arm® Cortex®-M4 32b MCU+FPU, 105 DMIPS, 256KB ... Cortex®-M4 32b MCU+FPU, 105 DMIPS, 256KB ... ... DM

USER'S MANUAL · Just plug a 256KB Pipeline cache module, you can get cache size to 512KB easily, no jumper setting needed. Others don't, because they don't have an upgrade cache

CPU 記憶の階層 - Keio UniversityCPU L1キャッシュ L2キャッシュ L3キャッシュ SRAM 主記憶 DRAM ～64KB 1-2clock ～256KB 3-10clock 2M～16MB 10-20clock 16～256GB

TDC 2015 - Java 8 rodando em 256KB de RAM

Robin hood (512KB)

No Title - AppleLogicINTERNAL PROCESS/SERVICE SYSTEM CORE/USER AVAILABLE POWER RELATED SERVICE SRAM+ DRAM 16MB SDRAM + 256KB SRAM x16 SDRAM+ SRAM.SchDoc SPI BOOT PROM M25Pxx SPI_BOOT.SchDoc

ARCHITECTURAL TECHNIQUES TO ENHANCE DRAM …research.ece.cmu.edu/safari/thesis/ykim_defense_slides.pdfCO-DESIGN: CPU & DRAM CPU Memory Management DRAM Controller DRAM Arch & Interface

January 2016 AmbSYS and October 2016 AmbCO (DOCX, 512KB)

Memory Scaling : A Systems Architecture PerspectiveSolution 1: Tolerate DRAM ! Overcome DRAM shortcomings with " System-DRAM co-design " Novel DRAM architectures, interface, functions

Scalable Many-Core Memory Systems Topic 1: DRAM Basics …users.ece.cmu.edu/~omutlu/pub/onur-ACACES2013-Topic1-dram-basic… · Solution 1: Tolerate DRAM ! Overcome DRAM shortcomings

HTEE25608 High Temperature EEPROM 256Kb - Honeywell

Download (256kB)

1 Multi-Core Systems CORE 0CORE 1CORE 2CORE 3 L2 CACHE L2 CACHE L2 CACHE L2 CACHE DRAM MEMORY CONTROLLER DRAM Bank 0 DRAM Bank 1 DRAM Bank 2 DRAM Bank

Morning Meeting Notes · 1분기 DRAM 고정가격 하락과 아이폰 생산 수요 감소는 예견된 악재 DRAM Exchange는 1분기 DRAM 고정 가격을 QoQ로 PC DRAM -20%,

KINETIS V SERIES MCUS - nxp.com · H/W DIV & SQRT Memory 64-256kB Flash 64-512kB Flash 16-128kB Flash Flextimer 2 x 8ch 1x 2ch FlexTimer 2x 8ch 2x 2ch FlexTimer 2x 6ch 2x 2ch FlexTimer

High Speed DRAM Interface - Hanyangiclab.hanyang.ac.kr/research/data/High-speed DRAM interface.pdf · High Speed DRAM Interface Changsik Yoo DRAM Design 3 Samsung Electronics. [email protected]@ieee.org

HY425 Lecture 15: DRAM Technology - University of Cretehy425/2012f/lectures/lecture15...DRAM basics Advanced DRAM technology Virtual memory HY425 Lecture 15: DRAM Technology Dimitrios

ACS TCP Acceleration Profile Configuration Mode Commands · [local]host_name(config-acs-tcp-accl-profile)# SyntaxDescription buffer-size{[downlink[128KB|256KB|512KB|1024KB|1536KB|

Download (512kB)

Pegasus / / / / Pegasus azaa ž.i.iEF.:.K ... - accs.com.t filepp_6750 6750J 6750M Mifare 67501-1 HID 8-15 Pegasusßfi*E Pegasus 3-8 6,000 A , / 256KB 15,000 A / 256KB NVM + 512KB

Jenga: Sotware-Defined Cache Hierarchies · Jenga: Sotware-Defined Cache Hierarchies ... logical, since six (out of 18) applications want a 512KB SRAM L3 and seven want a 256MB DRAM

etrij.etri.re.kr · rule -x SRAM 04K SRAM DRAM a 0 16K SRAM 64K DRAM oa 256K DRAM 64K SRAM 1M DRAM 256K SRAM 4M DRAM SRAM 88 16M DRAM SRAM 10 10 10 10 10 0.8 0.6 70 4K DRAM 72 01K

Scalable Many-Core Memory Systems Lecture 1, Topic 1: DRAM ...users.ece.cmu.edu/.../onur-ACACES2013-Lecture1-dram... · Solution 1: Tolerate DRAM ! Overcome DRAM shortcomings with

DDR3 Synchronous DRAM Memory - … · DDR3 Synchronous DRAM Memory ... Read/Write leveling . DDR3 Synchronous DRAM 3 8-bit prefetch/burst length . DDR3 Synchronous DRAM 4 Commands