Upload File

Download - Fetch-Execute cycle. Memory Read operation Read from memory

Transcript
Page 1: Fetch-Execute cycle. Memory Read operation Read from memory

Fetch-Execute cycle

Page 2: Fetch-Execute cycle. Memory Read operation Read from memory

Memory Read operation

Read from memory

Page 3: Fetch-Execute cycle. Memory Read operation Read from memory

MainMemory

MAR

MDR

ControlUnit

ALU

Otherregisters

ElectronicClock

Clock pulses

Address bus

Data bus

Control bus

PC1

The Program Counter (PC) holds the address of the next instruction

Page 4: Fetch-Execute cycle. Memory Read operation Read from memory

MainMemory

MAR

MDR

ControlUnit

ALU

Otherregisters

ElectronicClock

Clock pulses

Address bus

Data bus

Control bus

PC1

The contents of the PC are copied to the Memory Address Register (MAR)

10110111

Page 5: Fetch-Execute cycle. Memory Read operation Read from memory

MainMemory

MAR

MDR

ControlUnit

ALU

Otherregisters

ElectronicClock

Clock pulses

Address bus

Data bus

Control bus

PC1

Memory address to be accessed is placed onto the address bus

10110111

Page 6: Fetch-Execute cycle. Memory Read operation Read from memory

MainMemory

MAR

MDR

ControlUnit

ALU

Otherregisters

ElectronicClock

Clock pulses

Address bus

Data bus

Control bus

PC1

The control bus sends a read signal

>>read>>

Page 7: Fetch-Execute cycle. Memory Read operation Read from memory

MainMemory

MAR

MDR

ControlUnit

ALU

Otherregisters

ElectronicClock

Clock pulses

Address bus

Data bus

Control bus

PC1

The contents of the memory location are passed along the data bus to the Memory Data Register (MDR)

01010111

Page 8: Fetch-Execute cycle. Memory Read operation Read from memory

MainMemory

MAR

MDR

ControlUnit

ALU

Otherregisters

ElectronicClock

Clock pulses

Address bus

Data bus

Control bus

PC1

The PC is incremented ready for the next instruction

2

Page 9: Fetch-Execute cycle. Memory Read operation Read from memory

Memory Write operation

Write to memory

Page 10: Fetch-Execute cycle. Memory Read operation Read from memory

MainMemory

MAR

MDR

ControlUnit

ALU

Otherregisters

ElectronicClock

Clock pulses

Address bus

Data bus

Control bus

PC2

Data is placed onto the data bus

1110011

Page 11: Fetch-Execute cycle. Memory Read operation Read from memory

MainMemory

MAR

MDR

ControlUnit

ALU

Otherregisters

ElectronicClock

Clock pulses

Address bus

Data bus

Control bus

PC2

Memory address to be written to is placed onto the address bus

11110010

Page 12: Fetch-Execute cycle. Memory Read operation Read from memory

MainMemory

MAR

MDR

ControlUnit

ALU

Otherregisters

ElectronicClock

Clock pulses

Address bus

Data bus

Control bus

PC2

A ‘write’ signal is sent along the control bus

>>write>>

Page 13: Fetch-Execute cycle. Memory Read operation Read from memory

MainMemory

MAR

MDR

ControlUnit

ALU

Otherregisters

ElectronicClock

Clock pulses

Address bus

Data bus

Control bus

PC2

The data is transferred to the destination in memory

10111110

Page 14: Fetch-Execute cycle. Memory Read operation Read from memory

MainMemory

MAR

MDR

ControlUnit

ALU

Otherregisters

ElectronicClock

Clock pulses

Address bus

Data bus

Control bus

PC2

The PC is incremented

3


Top Related

Programmazione di sistema in Unix: Introduzione€¦ · s_IRWXG 0000070 Read, write, execute (search) by group S_IRWXD 0000007 Read, write, execute (search) by others Il parametro
Programmazione di sistema in Unix: Introduzione€¦ · s_IRWXG 0000070 Read, write, execute (search) by group S_IRWXD 0000007 Read, write, execute (search) by others Il parametro
LECTURE 3 - FKE · 2. ID: Instruction decode & register read 3. EX: Execute operation or calculate address 4. MEM: Access memory operand 5. WB: Write result back to register 12. Pipeline
LECTURE 3 - FKE · 2. ID: Instruction decode & register read 3. EX: Execute operation or calculate address 4. MEM: Access memory operand 5. WB: Write result back to register 12. Pipeline
1 Lecture 30 Read Only Memory (ROM). 2 Overview °Read-only memory can normally only be read °Internal organization similar to SRAM °ROMs are effective
1 Lecture 30 Read Only Memory (ROM). 2 Overview °Read-only memory can normally only be read °Internal organization similar to SRAM °ROMs are effective
Instruction FetchInstruction Decode/ Execute/ Memory ...lynnd/cst442/ftp/MipsPipeline.pdfRead Address 4 Registers Read R1 Read R2 Write Reg Write Data Sign Ext 16 32 I[15-0] I[20-16]
Instruction FetchInstruction Decode/ Execute/ Memory ...lynnd/cst442/ftp/MipsPipeline.pdfRead Address 4 Registers Read R1 Read R2 Write Reg Write Data Sign Ext 16 32 I[15-0] I[20-16]
Read Only Memory (ROM)
Read Only Memory (ROM)
Memory and Programmable Logic Chapter 7. Introduction RAM: Random Access Memory ROM: Read Only Memory Write operation: Storing info into memory Read operation:
Memory and Programmable Logic Chapter 7. Introduction RAM: Random Access Memory ROM: Read Only Memory Write operation: Storing info into memory Read operation:
ROM(Read Only Memory )
ROM(Read Only Memory )
Read - Working Memory
Read - Working Memory