computer architecture by chris van horn. cpu basics “brains of the computer” fetch execute cycle...

26
Computer Architecture By Chris Van Horn

Upload: arthur-curtis

Post on 29-Jan-2016

225 views

Category:

Documents


0 download

TRANSCRIPT

Page 1: Computer Architecture By Chris Van Horn. CPU Basics “Brains of the Computer” Fetch Execute Cycle Instruction Branching

Computer Architecture

By

Chris Van Horn

Page 2: Computer Architecture By Chris Van Horn. CPU Basics “Brains of the Computer” Fetch Execute Cycle Instruction Branching

CPU Basics

• “Brains of the Computer”

• Fetch Execute Cycle• Instruction

Branching

Page 3: Computer Architecture By Chris Van Horn. CPU Basics “Brains of the Computer” Fetch Execute Cycle Instruction Branching
Page 4: Computer Architecture By Chris Van Horn. CPU Basics “Brains of the Computer” Fetch Execute Cycle Instruction Branching

Control Unit

• Manager• Sends signals to

other devices telling them what to do

Page 5: Computer Architecture By Chris Van Horn. CPU Basics “Brains of the Computer” Fetch Execute Cycle Instruction Branching

System Clock

• Signals when it is ok to perform work

• Cannot base CPU performance strictly by system clock

• Computer A: 12 cycles/instruction 1 Ghz

• Computer B: 3 cycles/instruction 250 MHz

Page 6: Computer Architecture By Chris Van Horn. CPU Basics “Brains of the Computer” Fetch Execute Cycle Instruction Branching

Registers

• User Registers

• Control Registers– Program Counter– Instruction Register– Status Flag– Stack Pointer

Page 7: Computer Architecture By Chris Van Horn. CPU Basics “Brains of the Computer” Fetch Execute Cycle Instruction Branching

ALU

• Where the real work happens– Adder– Multiplier– Shifter– Etc.

Page 8: Computer Architecture By Chris Van Horn. CPU Basics “Brains of the Computer” Fetch Execute Cycle Instruction Branching

The Bus

• Provides Transportation– Data– Control Signals

• 3 Parts of the Bus• Other Bus Types• Master/Slave

relationship

Page 9: Computer Architecture By Chris Van Horn. CPU Basics “Brains of the Computer” Fetch Execute Cycle Instruction Branching

Interrupts

• Interrupts processor when something needs its attention

• Threading

Page 10: Computer Architecture By Chris Van Horn. CPU Basics “Brains of the Computer” Fetch Execute Cycle Instruction Branching

Pipelining

• Works like an assembly line

• Potential for large speed increase

• Long vs. Short Pipelines

• Drawbacks

Page 11: Computer Architecture By Chris Van Horn. CPU Basics “Brains of the Computer” Fetch Execute Cycle Instruction Branching

Memory

• Hierarchy– Registers– Cache

• Level 1• Level 2

– Main Memory– Magnetic Disks

Page 12: Computer Architecture By Chris Van Horn. CPU Basics “Brains of the Computer” Fetch Execute Cycle Instruction Branching

Multi Core Fun

• Why multi core?

• Why not just jack up the clock speed?

Page 13: Computer Architecture By Chris Van Horn. CPU Basics “Brains of the Computer” Fetch Execute Cycle Instruction Branching

Intel

Page 14: Computer Architecture By Chris Van Horn. CPU Basics “Brains of the Computer” Fetch Execute Cycle Instruction Branching

Intel Multi-core Technology

• Hyper-Threading

• Dual Core

• Core Duo

Page 15: Computer Architecture By Chris Van Horn. CPU Basics “Brains of the Computer” Fetch Execute Cycle Instruction Branching

Hyper-Threading

• Dual core for the poor

• Processor runs two threads at once

Page 16: Computer Architecture By Chris Van Horn. CPU Basics “Brains of the Computer” Fetch Execute Cycle Instruction Branching

Intel Dual Core

• Two Complete Cores running at same frequency

• Intel Pentium D– 2.8 – 3.4 GHz– FSB 800 MHz– Cache (per core)

• 900 Series 2MB• 800 Series 1MB

Page 17: Computer Architecture By Chris Van Horn. CPU Basics “Brains of the Computer” Fetch Execute Cycle Instruction Branching

Intel Core Duo

• Replacement for Pentium M

• Specs– 2MB L2 cache

shared– 1.5 – 2.16 GHz– FSB 667 MHz

Page 18: Computer Architecture By Chris Van Horn. CPU Basics “Brains of the Computer” Fetch Execute Cycle Instruction Branching

AMD

Page 19: Computer Architecture By Chris Van Horn. CPU Basics “Brains of the Computer” Fetch Execute Cycle Instruction Branching

AMD Dual Core Technology

• Design Started Early• Direct Connect

Architecture• Operton Dual• Athlon Dual-Core X2

Page 20: Computer Architecture By Chris Van Horn. CPU Basics “Brains of the Computer” Fetch Execute Cycle Instruction Branching

Opteron

• Specs– 1.8 – 2.4 GHz– L1 cache 64 KB per

core– L2 cache 1 MB per

core– FSB 1GHz

Page 21: Computer Architecture By Chris Van Horn. CPU Basics “Brains of the Computer” Fetch Execute Cycle Instruction Branching

Athlon Dual-Core X2

• Specs– 2.0 – 2.4 GHz– L1 Cache

• 128 KB instruction• 128 KB data

– L2 Cache• 1-2MB per core

– 1 GHz FSB

Page 22: Computer Architecture By Chris Van Horn. CPU Basics “Brains of the Computer” Fetch Execute Cycle Instruction Branching

Dual-Core Duel

• AMD challenges Intel to a Duel (Opteron Vs. Xeon)

• Intel Refuses• Tests Run by SPEC

(Standards Standard Performance Evaluation Corporation )

Page 23: Computer Architecture By Chris Van Horn. CPU Basics “Brains of the Computer” Fetch Execute Cycle Instruction Branching

Test Results

• AMD declared itself the winner• Lack of Results• Reporting may be skewed

Page 24: Computer Architecture By Chris Van Horn. CPU Basics “Brains of the Computer” Fetch Execute Cycle Instruction Branching

CNET X2 vs. Pentium D

• CNET independent test

• AMD won every round of tests

• Why?

Page 25: Computer Architecture By Chris Van Horn. CPU Basics “Brains of the Computer” Fetch Execute Cycle Instruction Branching

Tests Run

• Everyday Computing– Office Productivity (SysMark Scores)– Internet Content Creation (SysMark Scores)

• Gaming– Halflife 2(fps)

• Multitasking– Encoding Video while Virus Scanner running (time to complete

both)• Photo Editing

– Photoshop (resizing large photos)• MP3 Encoding

– iTunes (time to encode album)• Video Encoding

– Sorenson Squeeze 4 (time to encode video)

Page 26: Computer Architecture By Chris Van Horn. CPU Basics “Brains of the Computer” Fetch Execute Cycle Instruction Branching

Price Vs. Performance