atmega2560 summary

Download Atmega2560 Summary

Post on 20-Oct-2015

86 views

Category:

Documents

0 download

Embed Size (px)

DESCRIPTION

Atmega2560 Summary

TRANSCRIPT

  • 8-bit Atmel Microcontroller with 64K/128K/256K Bytes In-SystemProgrammable Flash

    ATmega640/VATmega1280/VATmega1281/VATmega2560/VATmega2561/V

    Summary

    2549PSAVR10/2012Features High Performance, Low Power Atmel AVR 8-Bit Microcontroller Advanced RISC Architecture

    135 Powerful Instructions Most Single Clock Cycle Execution 32 8 General Purpose Working Registers Fully Static Operation Up to 16 MIPS Throughput at 16MHz On-Chip 2-cycle Multiplier

    High Endurance Non-volatile Memory Segments 64K/128K/256KBytes of In-System Self-Programmable Flash 4Kbytes EEPROM 8Kbytes Internal SRAM Write/Erase Cycles:10,000 Flash/100,000 EEPROM Data retention: 20 years at 85C/ 100 years at 25C Optional Boot Code Section with Independent Lock Bits

    In-System Programming by On-chip Boot Program True Read-While-Write Operation

    Programming Lock for Software Security Endurance: Up to 64Kbytes Optional External Memory Space

    Atmel QTouch library support Capacitive touch buttons, sliders and wheels QTouch and QMatrix acquisition Up to 64 sense channels

    JTAG (IEEE std. 1149.1 compliant) Interface Boundary-scan Capabilities According to the JTAG Standard Extensive On-chip Debug Support Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface

    Peripheral Features Two 8-bit Timer/Counters with Separate Prescaler and Compare Mode Four 16-bit Timer/Counter with Separate Prescaler, Compare- and Capture Mode Real Time Counter with Separate Oscillator Four 8-bit PWM Channels Six/Twelve PWM Channels with Programmable Resolution from 2 to 16 Bits

    (ATmega1281/2561, ATmega640/1280/2560) Output Compare Modulator 8/16-channel, 10-bit ADC (ATmega1281/2561, ATmega640/1280/2560) Two/Four Programmable Serial USART (ATmega1281/2561, ATmega640/1280/2560) Master/Slave SPI Serial Interface Byte Oriented 2-wire Serial Interface Programmable Watchdog Timer with Separate On-chip Oscillator On-chip Analog Comparator Interrupt and Wake-up on Pin Change

    Special Microcontroller Features Power-on Reset and Programmable Brown-out Detection Internal Calibrated Oscillator External and Internal Interrupt Sources Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby,

    and Extended Standby I/O and Packages

    54/86 Programmable I/O Lines (ATmega1281/2561, ATmega640/1280/2560) 64-pad QFN/MLF, 64-lead TQFP (ATmega1281/2561) 100-lead TQFP, 100-ball CBGA (ATmega640/1280/2560) RoHS/Fully Green

    Temperature Range: -40C to 85C Industrial

    Ultra-Low Power Consumption Active Mode: 1MHz, 1.8V: 500A Power-down Mode: 0.1A at 1.8V

    Speed Grade: ATmega640V/ATmega1280V/ATmega1281V:

    0 - 4MHz @ 1.8V - 5.5V, 0 - 8MHz @ 2.7V - 5.5V ATmega2560V/ATmega2561V:

    0 - 2MHz @ 1.8V - 5.5V, 0 - 8MHz @ 2.7V - 5.5V ATmega640/ATmega1280/ATmega1281:

    0 - 8MHz @ 2.7V - 5.5V, 0 - 16MHz @ 4.5V - 5.5V ATmega2560/ATmega2561:

    0 - 16MHz @ 4.5V - 5.5V

  • ATmega640/1280/1281/2560/25611. Pin ConfigurationsFigure 1-1. TQFP-pinout ATmega640/1280/2560

    GND

    VCC

    PA0

    (AD0

    )PA

    1 (A

    D1)

    PA2

    (AD2

    )

    PA3 (AD3)PA4 (AD4)PA5 (AD5)PA6 (AD6)PA7 (AD7)PG2 (ALE)

    AVCC

    GND

    AREF

    PF0

    (ADC

    0)PF

    1 (A

    DC1)

    PF2

    (ADC

    2)PF

    3 (A

    DC3)

    PF4

    (ADC

    4/TCK

    )PF

    5 (A

    DC5/T

    MS)

    PF6

    (ADC

    6/TDO

    )PF

    7 (A

    DC7/T

    DI)

    100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76

    1

    2

    3

    4

    5

    6

    7

    8

    9

    10

    11

    12

    13

    14

    15

    16

    17

    18

    19

    20

    21

    22

    23

    24

    25

    75

    74

    73

    72

    71

    70

    69

    68

    67

    66

    65

    64

    63

    62

    61

    60

    59

    58

    57

    56

    55

    54

    53

    52

    51

    26 28 29 3127 3630 32 35 3733 34 38 39 40 41 42 43 44 45 46 47 48 49 50

    PK0

    (ADC

    8/PC

    INT1

    6)PK

    1 (A

    DC9/P

    CINT

    17)

    PK2

    (ADC

    10/P

    CINT

    18)

    PK3

    (ADC

    11/P

    CINT

    19)

    PK4

    (ADC

    12/P

    CINT

    20)

    PK5

    (ADC

    13/P

    CINT

    21)

    PK6

    (ADC

    14/P

    CINT

    22)

    PK7

    (ADC

    15/P

    CINT

    23)

    (OC2B) PH6

    (TOSC

    2) PG

    3(TO

    SC1)

    PG4

    RES

    ET

    (T4)

    PH7

    (ICP4

    ) PL0

    VCC

    GND

    XTAL

    2

    XTAL

    1

    PL6

    PL7

    GND

    VCC

    (OC0B) PG5

    VCC

    GND

    (RXD2) PH0(TXD2) PH1(XCK2) PH2(OC4A) PH3(OC4B) PH4(OC4C) PH5

    (RXD0/PCINT8) PE0(TXD0) PE1

    (XCK0/AIN0) PE2(OC3A/AIN1) PE3(OC3B/INT4) PE4(OC3C/INT5) PE5

    (T3/INT6) PE6(CLKO/ICP3/INT7) PE7

    (SS/PCINT0) PB0(SCK/PCINT1) PB1

    (MOSI/PCINT2) PB2(MISO/PCINT3) PB3(OC2A/PCINT4) PB4(OC1A/PCINT5) PB5(OC1B/PCINT6) PB6

    (OC0

    A/OC

    1C/P

    CINT

    7) PB

    7

    PC7 (A15)PC6 (A14)PC5 (A13)PC4 (A12)PC3 (A11)PC2 (A10)PC1 (A9)PC0 (A8)PG1 (RD)PG0 (WR)

    (TXD

    1/INT

    3) PD

    3(IC

    P1) P

    D4(X

    CK1)

    PD5

    (T1)

    PD6

    (T0)

    PD7

    (SCL

    /INT0

    ) PD0

    (SDA

    /INT1

    ) PD1

    (RXD

    1/INT

    2) PD

    2

    (ICP5

    ) PL1

    (T5)

    PL2

    (OC5

    A) P

    L3(O

    C5B)

    PL4

    PJ6 (PCINT15)PJ5 (PCINT14)PJ4 (PCINT13)PJ3 (PCINT12)PJ2 (XCK3/PCINT11)PJ1 (TXD3/PCINT10)PJ0 (RXD3/PCINT9)

    PJ7

    (OC5

    C) P

    L5

    INDEX CORNER22549PSAVR10/2012

  • ATmega640/1280/1281/2560/2561Figure 1-2. CBGA-pinout ATmega640/1280/2560

    Note: The functions for each pin is the same as for the 100 pin packages shown in Figure 1-1 on page 2.

    A

    B

    CD

    E

    F

    GH

    JK

    1 2 3 4 5 6 7 8 9 10

    A

    B

    CD

    E

    F

    GH

    JK

    10 9 8 7 6 5 4 3 2 1Top view Bottom view

    Table 1-1. CBGA-pinout ATmega640/1280/25601 2 3 4 5 6 7 8 9 10

    A GND AREF PF0 PF2 PF5 PK0 PK3 PK6 GND VCC

    B AVCC PG5 PF1 PF3 PF6 PK1 PK4 PK7 PA0 PA2C PE2 PE0 PE1 PF4 PF7 PK2 PK5 PJ7 PA1 PA3D PE3 PE4 PE5 PE6 PH2 PA4 PA5 PA6 PA7 PG2

    E PE7 PH0 PH1 PH3 PH5 PJ6 PJ5 PJ4 PJ3 PJ2

    F VCC PH4 PH6 PB0 PL4 PD1 PJ1 PJ0 PC7 GNDG GND PB1 PB2 PB5 PL2 PD0 PD5 PC5 PC6 VCC

    H PB3 PB4 RESET PL1 PL3 PL7 PD4 PC4 PC3 PC2J PH7 PG3 PB6 PL0 XTAL2 PL6 PD3 PC1 PC0 PG1K PB7 PG4 VCC GND XTAL1 PL5 PD2 PD6 PD7 PG032549PSAVR10/2012

  • ATmega640/1280/1281/2560/2561Figure 1-3. Pinout ATmega1281/2561

    Note: The large center pad underneath the QFN/MLF package is made of metal and internally con-nected to GND. It should be soldered or glued to the board to ensure good mechanical stability. If the center pad is left unconnected, the package might loosen from the board.

    (RXD0/PCINT8/PDI) PE0(TXD0/PDO) PE1(XCK0/AIN0) PE2(OC3A/AIN1) PE3(OC3B/INT4) PE4(OC3C/INT5) PE5

    (T3/INT6) PE6(ICP3/CLKO/INT7) PE7

    (SS/PCINT0) PB0

    (OC0B) PG5

    (SCK/PCINT1) PB1(MOSI/PCINT2) PB2(MISO/PCINT3) PB3(OC2A/ PCINT4) PB4(OC1A/PCINT5) PB5(OC1B/PCINT6) PB6

    (OC0

    A/OC

    1C/PC

    INT7

    ) PB7

    (TOSC

    2) PG

    3(TO

    SC1)

    PG4

    RES

    ET VCC

    GND

    XTAL

    2

    XTAL

    1

    (SCL

    /INT0

    ) PD0

    (SDA

    /INT1

    ) PD1

    (RXD

    1/INT

    2) PD

    2(T

    XD1/I

    NT3)

    PD3

    (ICP1

    ) PD4

    (XCK

    1) PD

    5

    PA3 (AD3)PA4 (AD4)PA5 (AD5)PA6 (AD6)PA7 (AD7)PG2 (ALE)PC7 (A15)PC6 (A14)PC5 (A13)PC4 (A12)PC3 (A11)PC2 (A10)PC1 (A9)PC0 (A8)PG1 (RD)PG0 (WR)

    AVCC

    GND

    AREF

    PF0

    (ADC

    0)PF

    1 (A

    DC1)

    PF2

    (ADC

    2)PF

    3 (A

    DC3)

    PF4

    (ADC

    4/TCK

    )PF

    5 (A

    DC5/T

    MS)

    PF6

    (ADC

    6/TDO

    )PF

    7 (A

    DC7/T

    DI)

    GND

    VCC

    PA0

    (AD0

    )PA

    1 (A

    D1)

    PA2

    (AD2

    )(T

    1) PD

    6(T

    0) PD

    7

    INDEX CORNER

    1

    2

    3

    4

    5

    6

    7

    8

    9

    10

    11

    12

    13

    14

    15

    16

    64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49

    48

    47

    46

    45

    44

    43

    42

    41

    40

    39

    38

    37

    36

    35

    34

    33

    17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 3242549PSAVR10/2012

  • ATmega640/1280/1281/2560/25612. OverviewThe ATmega640/1280/1281/2560/2561 is a low-power CMOS 8-bit microcontroller based on theAVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, theATmega640/1280/1281/2560/2561 achieves throughputs approaching 1 MIPS per MHz allowingthe system designer to optimize power consumption versus processing speed.

    2.1 Block Diagram

    Figure 2-1. Block Diagram

    CPU

    GND

    VCC

    RESET

    PowerSupervisionPOR / BOD &

    RESET

    WatchdogOscillator

    WatchdogTimer

    OscillatorCircuits /

    ClockGeneration

    XTAL1

    XTAL2

    PC7..0 PORT C (8)

    PA7..0 PORT A (8)

    PORT D (8)

    PD7..0

    PORT B (8)

    PB7..0

    PORT E (8)

    PE7..0

    PORT F (8)

    PF7..0

    PORT J (8)

    PJ7..0

    PG5..0 PORT G (6)

    PORT H (8)

    PH7..0

    PORT K (8)

    PK7..0

    PORT L (8)

    PL7..0

    XRAM

    TWI SPI

    EEPROM

    JTAG

    8 bit T/C 0 8 bit T/C 2

    16 bit T/C 1

    16 bit T/C 3

    SRAMFLASH

    16 bit T/C 4

    16 bi

Recommended

View more >